IP Library › Granted Patent US 11,128,260
Granted Patent B2
US 11,128,260 · App. 16/361,675 · Granted Sep 21, 2021

Trans impedance amplifier capacitance isolation stage

Inventors: Ronald Joseph Lipka (Northborough, MA); Saroj Rout (Nashua, NH)
Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
H03F1/086G01C19/5712H03F3/45188H03F3/68H03F2200/228H03F2203/45374H03F2203/45528H03F2203/45536H03F2203/45594
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,128,260
App. No.
16/361,675
Granted
Sep 21, 2021
Kind
B2
Abstract

An electronic circuit for a micro-electro-mechanical systems gyroscope is disclosed. The electronic circuit includes a current buffer, a transimpedance amplifier coupled with the current buffer, and a plurality of transistors. An inverting input terminal of the current buffer and a non-inverting input terminal of the current buffer are connected with a plurality of first resistors. The inverting input terminal of the current buffer is connected with a source of one of the plurality of transistors, and the non-inverting input terminal of the current buffer is connected with a source of another one of the plurality of transistors. The plurality of first resistors are connected to a ground. The current buffer is configured to isolate a load in the micro-electro-mechanical systems gyroscope from the transimpedance amplifier.

Claims (25)

1. An electronic circuit for a micro-electro-mechanical systems gyroscope comprising:

a current buffer;

a transimpedance amplifier coupled with the current buffer; and

a plurality of transistors including a first transistor and a second transistor,

wherein an inverting input terminal of the current buffer and a non-inverting input terminal of the current buffer are connected with a plurality of first resistors;

wherein the inverting input terminal of the current buffer is connected with a source of the first transistor, and the non-inverting input terminal of the current buffer is connected with a source of the second transistor,

wherein an inverting input terminal of the transimpedance amplifier is connected with a drain of the first transistor, and a non-inverting input terminal of the transimpedance amplifier is connected with a drain of the second transistor,

wherein the plurality of first resistors are connected to a ground,

wherein the current buffer is configured to isolate a load in the micro-electro-mechanical systems gyroscope from the transimpedance amplifier.

2. The electronic circuit according to claim 1 , wherein the inverting input terminal of the current buffer and the non-inverting input terminal of the current buffer are connected with a plurality of second resistors.

3. The electronic circuit according to claim 1 , wherein the inverting input terminal of the transimpedance amplifier and the non-inverting input terminal of the transimpedance amplifier are connected with a plurality of second resistors.

4. The electronic circuit according to claim 2 , wherein a resistance value of the plurality of first resistors and a resistance value of the plurality of second resistors are different.

5. The electronic circuit according to claim 1 , wherein an impedance of input sides of the electronic circuit and an impedance of output sides of the electronic circuit is different.

6. The electronic circuit according to claim 2 , wherein the inverting input terminal of the transimpedance amplifier and the non-inverting input terminal of the transimpedance amplifier are connected with a plurality of third resistors.

7. The electronic circuit according to claim 6 ,

wherein the transimpedance amplifier has a first output terminal and a second output terminal,

wherein one end of one of the plurality of third resistors is connected with the inverting input terminal of the transimpedance amplifier, and another end of the one of the plurality of third resistors is connected with the first output terminal of the transimpedance amplifier, and

wherein one end of another one of the plurality of third resistors is connected with the non-inverting input terminal of the transimpedance amplifier, and another end of the another one of the plurality of third resistors is connected with the second output terminal of the transimpedance amplifier.

8. The electronic circuit according to claim 3 ,

wherein the transimpedance amplifier has a first output terminal and a second output terminal,

wherein one end of one of the plurality of second resistors is connected with the inverting input terminal of the transimpedance amplifier, and another end of the one of the plurality of second resistors is connected with the first output terminal of the transimpedance amplifier, and

wherein one end of another one of the plurality of second resistors is connected with the non-inverting input terminal of the transimpedance amplifier, and another end of the another one of the plurality of second resistors is connected with the second output terminal of the transimpedance amplifier.

9. The electronic circuit according to claim 1 ,

wherein the current buffer has a first output terminal and a second output terminal, and

wherein the first output terminal of the current buffer is connected with a gate of the first transistor, and the second output terminal of the current buffer is connected with a gate of the second transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 11, 2019
From: LIPKA, RONALD JOSEPH; ROUT, SAROJ
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 050964/0668 →
Continuity (1)
Related Publication 20200304076A1 · Sep 24, 2020