IP Library Granted Patent US 11,164,897
Granted Patent B2
US 11,164,897 · App. 17/063,741 · Granted Nov 2, 2021

Display device

Inventors: Shige Furuta (Sakai, JP); Hiroyuki Adachi (Sakai, JP); Keiichi Ina (Sakai, JP); Takahiro Yamaguchi (Sakai, JP); Yuhichiroh Murakami (Sakai, JP)
Assignee: SHARP KABUSHIKI KAISHA
H01L27/124G06F3/044G09G3/3688
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,164,897
App. No.
17/063,741
Granted
Nov 2, 2021
Kind
B2
Abstract

The display device includes, on a substrate, a plurality of pixel electrodes, M (M is a natural number equal to or greater than three) counter electrodes disposed opposite the plurality of pixel electrodes, M counter electrode wiring lines connected with M counter electrodes, and N (N is a natural number and 2≤N<M) common voltage wiring lines connected to the M counter electrode wiring lines. Counter electrode wiring lines connected to counter electrodes adjacent to each other are connected to common voltage wiring lines that are different from each other.

Claims (23)

1. A display device comprising:

a substrate;

a plurality of pixel electrodes disposed on the substrate;

M (M is a natural number equal to or greater than three) counter electrodes disposed opposite the plurality of pixel electrodes;

M counter electrode wiring lines connected to the M counter electrodes; and

N (N is a natural number and 2≤N<M) common voltage wiring lines connected to the M counter electrode wiring lines; wherein

counter electrode wiring lines connected to counter electrodes adjacent to each other are connected to common voltage wiring lines different from each other;

the M counter electrodes are at least partially aligned along a first direction and a second direction different from the first direction; and

in the M counter electrodes, a plurality of counter electrodes arranged continuously in the first direction have a uniform length in the second direction, and plurality of counter electrodes arranged continuously in the second direction have a uniform length in the first direction.

2. The display device according to claim 1 ,

wherein at least some of the M counter electrodes are adjacent to, on at least one side of the M counter electrodes, a plurality of other counter electrodes.

3. The display device according to claim 1 , further comprising:

a control circuit configured to apply, as short-circuit inspection voltage of a counter electrode, a first voltage to a common voltage wiring line of the N common voltage wiring lines, and apply a second voltage different from the first voltage to other common voltage wiring lines to detect a current in the N common voltage wiring lines.

4. The display device according to claim 3 , further comprising:

M switching elements connected to the M counter electrode wiring lines, respectively,

wherein the M switching elements are in an on state before the first voltage and the second voltage are applied to the N common voltage wiring lines, and

the M counter electrodes are connected to the N common voltage wiring lines via the M common voltage wiring lines in a case where the M switching elements are in an on state.

5. The display device according to claim 1 , further comprising:

a plurality of source lines connected to the plurality of pixel electrodes; and

a plurality of gate lines intersecting the plurality of source lines,

wherein the plurality of gate lines are sequentially scanned,

the plurality of source lines are applied with a data voltage corresponding to a predetermined pattern image in a case where each of the plurality of gate lines is scanned, and adjacent source lines are applied with data voltages of mutually different polarities, and

each of the N common voltage wiring lines is applied with a predetermined common voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 6, 2020
From: FURUTA, SHIGE; ADACHI, HIROYUKI; INA, KEIICHI; YAMAGUCHI, TAKAHIRO; MURAKAMI, YUHICHIROH
To: SHARP KABUSHIKI KAISHA
Reel/Frame 053980/0158 →
Continuity (2)
Provisional Application 62926592 · Oct 28, 2019
Related Publication 20210126017A1 · Apr 29, 2021