IP Library › Granted Patent US 11,169,872
Granted Patent B2
US 11,169,872 · App. 16/129,151 · Granted Nov 9, 2021

Circuit device, electronic apparatus, and error detection method

Inventors: Kumar anandabairavasamy Anand (Richmond, CA); Peter van baarsen John (Delta, CA); Wittmeir Manfred (Aichach, DE)
Assignee: SEIKO EPSON CORPORATION
G06F11/1004G06F11/1048G06T7/0004G09G5/14H03M13/09G09G2340/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,169,872
App. No.
16/129,151
Granted
Nov 9, 2021
Kind
B2
Abstract

Provided is a circuit device that can appropriately detect an error in a display image obtained by performing image processing, an electronic apparatus, an error detection method, and the like. A circuit device includes an image acquisition circuit configured to acquire image data, and an index acquisition circuit configured to obtain an index for performing error detection on a display image based on the image data. The index acquisition circuit obtains an index that represents the degree of dissimilarity between a foreground image, which is an image of a given region of the display image, and a background image, of the display image, corresponding to a background of the foreground image. The index is obtained based on pixel values of the display image.

Claims (47)

1. A circuit device comprising:

an image acquisition circuit configured to acquire image data; and

an index acquisition circuit configured to obtain an index for performing error detection on a display image based on the image data, wherein

the index represents a degree of dissimilarity between a foreground image, which is an image of a given region of the display image, and a background image of the display image corresponding to a portion of the display image excluding the foreground image, and

the index is obtained based on pixel values of the display image.

2. The circuit device according to claim 1 , further comprising

an image processing circuit configured to perform image processing on the image data so as to generate the display image, wherein

the index acquisition circuit is configured to obtain the index based on the pixel values of the display image generated by the image processing circuit.

3. The circuit device according to claim 1 , wherein

the index acquisition circuit is configured to statistically obtain the index based on the pixel values of the display image.

4. The circuit device according to claim 1 , further comprising

an index register for storing the index.

5. The circuit device according to claim 1 , further comprising

an error detection circuit configured to perform the error detection on the display image based on the index.

6. The circuit device according to claim 5 , wherein

the error detection circuit is configured to perform the error detection by comparing the index to a threshold value for determining an error in the display image.

7. The circuit device according to claim 6 , further comprising

a threshold value register in which the threshold value is set.

8. The circuit device according to claim 7 , further comprising

a memory into which the foreground image is stored as first to nth images, wherein:

the threshold value is set in the threshold value register as first to n th threshold values corresponding to the first to n th images,

when the error detection is performed on the display image that includes an i th image of the first to n th images as the foreground image, the error detection circuit performs the error detection using an i th threshold value of the first to n th threshold values, and

n is an integer equal to or greater than 2, and i is an integer equal to or smaller than n.

9. The circuit device according to claim 5 , further comprising

an operation mode setting register in which an operation mode of the circuit device when an error is determined in the display image by the error detection circuit is set.

10. The circuit device according to claim 9 , wherein,

in the operation mode setting register, a mode of reporting a result of the error detection to a device external to the circuit device, a mode of not displaying the display image, or a mode of displaying a specific image as the display image, is set as the operation mode.

11. The circuit device according to claim 5 , further comprising:

a memory for storing first to n th images as foreground images; and

an operation mode setting register in which first to n th operation modes corresponding to the first to n th images are set, wherein

an i th operation mode of the first to n th operation modes is the operation mode of the circuit device when an error is determined in the display image by the error detection circuit, when the error detection circuit has performed the error detection on the display image including an i th image of the first to n th images as the foreground image, and

n is an integer equal to or greater than 2, and i is an integer equal to or smaller than n.

12. An electronic apparatus comprising the circuit device according to claim 1 .

13. An error detection method comprising:

acquiring image data; and

obtaining an index that represents a degree of dissimilarity between a foreground image, which is an image of a given region of a display image based on the image data, and a background image of the display image corresponding to a portion of the display image excluding the foreground image, as the index for performing error detection on the display image, based on pixel values of the display image.

14. A circuit device comprising

at least one processor programmed to:

acquire image data;

generate a display image based on the image data; and

detect presence or absence of an error in the display image by analyzing pixel values of first and second portions of the display image, wherein the second portion of the display image corresponds to a portion of the display image excluding the first portion, wherein

the at least one processor obtains a degree of visibility of an image in the display image by analyzing the pixel values of the first and second portions of the display image.

15. The circuit device according to claim 14 , wherein

the image is stored in a memory; and

the at least one processor generates the display image by making composite the image with the acquired image data.

16. The circuit device according to claim 14 , wherein

the at least one processor detects the presence or absence of the error in the display image without performing a bitwise error detection.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 12, 2018
From: ANAND, KUMAR ANANDABAIRAVASAMY; JOHN, PETER VAN BAARSEN; MANFRED, WITTMEIR
To: SEIKO EPSON CORPORATION
Reel/Frame 046854/0857 →
Priority Claims (1)
JP JP2018-023787 · Feb 14, 2018 · national
Continuity (1)
Related Publication 20190250981A1 · Aug 15, 2019