IP Library › Granted Patent US 11,181,969
Granted Patent B2
US 11,181,969 · App. 16/373,264 · Granted Nov 23, 2021

Method and system for graphics processor unit busy state detection

Inventors: Chung S. Wu (Taipei, TW); Kurt D. Gillespie (Round Rock, TX); Thomas A. Shows (Leander, TX); Adolfo S. Montero (Pflugerville, TX)
Assignee: Dell Products, LP
G06F1/3296G06T1/20
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,181,969
App. No.
16/373,264
Filed
Apr 2, 2019
Granted
Nov 23, 2021
Kind
B2
Art Unit
2186
USPC
713/323
Abstract

An information handling system includes a graphics processing unit and an embedded controller. The embedded controller is communicatively coupled to the graphics processing unit, and executes instructions to perform one or more operations. The embedded controller to set an active count associated with a graphics processing unit to a predetermined value. The embedded controller to monitor an active pin of the graphics processing unit. The embedded controller to receive the temperature of the graphics processing unit from the temperature sensor. In response to the determination that the temperature of the graphics processing unit satisfies a first temperature threshold: the embedded controller to change a state in a power state table to a high power state based on the temperature of the graphics process unit and the active count, wherein the state of the power state table is associated with a central processing unit of the information handling system.

Claims (98)

1. A method comprising:

setting an active count to a predetermined value at an embedded controller, wherein the active count is associated with processing cycles of a graphics processing unit of an information handling system;

detecting an active signal on an active pin of the graphics processing unit, wherein the active signal is for each active processing cycle of the graphics processing unit;

modifying the active count based on detection of the active signal on the active pin of the graphics processing unit;

measuring a temperature of the graphics processing unit;

determining, via the embedded controller, that the temperature of the graphics processing unit satisfies a first temperature threshold and the active count meets an active signal count threshold; and

changing, via an instruction from the embedded controller, a state in a power state table to a high power state based on the temperature of the graphics processing unit satisfying the first temperature threshold and the active count meeting the active signal count threshold, wherein the state of the power state table is associated with a central processing unit of the information handling system.

2. The method of claim 1 , further comprising:

incrementing the active count of the graphics processing unit when the active signal is provided on the active pin;

determining that the active count satisfies the active signal count threshold; and

changing the state in the power state table to the high power state when the active count satisfies the active signal count threshold.

3. The method of claim 2 , further comprising:

setting an inactive count to zero, wherein the inactive count is associated with the graphics processing unit;

determining whether the graphics processing unit is inactive;

incrementing the inactive count in response to the graphics processing unit being inactive;

determining that the inactive count satisfies a threshold inactive count;

setting the active count to zero; and

enabling the state in the power state table to be set to any one of a plurality of possible power states.

4. The method of claim 3 , further comprising:

determining that the inactive count does not satisfy the threshold inactive count in a next interval;

determining whether the temperature of the graphics processing unit no longer satisfies the first temperature threshold;

setting the active count to zero when the temperature does not satisfy the first temperature threshold; and

enabling the state in the power state table to be set to any one of a plurality of possible power states.

5. The method of claim 2 , further comprising:

setting the active count to zero when the active signal no longer being provided on the active pin;

determining that the temperature of the graphics processing unit satisfies a second temperature threshold; and

changing the state in the power state table to the high power state.

6. The method of claim 5 , further comprising:

determining whether the temperature of the graphics processing unit no longer satisfies the second temperature threshold;

setting an inactive count to zero, wherein the inactive count is associated with the graphics processing unit;

determining whether the graphics processing unit is inactive;

incrementing the inactive count in response to the graphics processing unit being inactive;

determining that the inactive count satisfies a threshold inactive count; and

setting the active count to zero; and

enabling the state in the power state table to be set to any one of a plurality of possible power states.

7. The method of claim 2 , further comprising:

determining, at a predetermined interval, whether the active signal is provided on the active pin of the graphics processing unit when the active count does not satisfy the active signal count threshold.

8. The method of claim 1 , wherein the high power state is selected from a group comprising an operational state and a first idle state.

9. The method of claim 1 , further comprising:

determining whether the temperature of the graphics processing unit satisfies the first temperature threshold at predetermined time intervals.

10. An information handling system comprising:

a graphics processing unit, a central processing unit and an embedded controller;

the embedded controller communicatively coupled to the graphics processing unit, the embedded controller configured to execute instructions to:

set an active count to a predetermined value, wherein the active count is associated with the graphics processing unit; and

detect an active signal on an active pin of the graphics processing unit, wherein the active signal is for each active processing cycle of the graphics processing unit and modify the active count based on detection of the active signal on the active pin;

the embedded controller to receive a temperature of the graphics processing unit, and to determine that the temperature of the graphics processing unit satisfies a first temperature threshold; and

the embedded controller to change a state in a power state table to a high power state based on the temperature of the graphics process unit satisfying the first temperature threshold and the active count meeting a count threshold, wherein the state of the power state table is associated with the central processing unit of the information handling system.

11. The information handling system of claim 10 , further comprising:

the embedded controller changing the power state table to the high power state is further configured to:

increment the active count of the graphics processing unit; and

determine that the active count satisfies the count threshold and

change the state in the power state table to the high power state.

12. The information handling system of claim 11 , further comprising:

the embedded controller, in response to changing the state in the power state table to the high power state based on the active count satisfying the count threshold, configured to:

set an inactive count to zero, wherein the inactive count is associated with the graphics processing unit;

determine whether the graphics processing unit is inactive;

increment the inactive count in response to the graphics processing unit being inactive;

determine whether the inactive count satisfies a threshold inactive count; and

the embedded controller, in response to the inactive count satisfying the threshold inactive count, configured to:

set the active count to zero; and

enable the state in the power state table to be set to any one of a plurality of possible power states.

13. The information handling system of claim 12 , further comprising:

the embedded controller, in response to the inactive count not satisfying the threshold inactive count in a next interval, configured to:

determine whether the temperature of the graphics processing unit no longer satisfies the first temperature threshold;

the embedded controller, in response to determining that the temperature no longer satisfies the first temperature threshold, configured to:

set the active count to zero; and

enable the state in the power state table to be set to any one of a plurality of possible power states.

14. The information handling system of claim 11 , further comprising:

the embedded controller, in response to the active signal no longer being provided on the active pin, configured to:

set the active count to zero;

determine that the temperature of the graphics processing unit satisfies a second temperature threshold; and

the embedded controller, in response to the temperature of the graphics processing unit satisfying the second temperature threshold, configured to:

maintain the state in the power state table to the high power state.

15. The information handling system of claim 14 , further comprising:

the embedded controller, in response to changing the state in the power state table to the high power state based on the temperature of the graphics processing unit satisfying the second temperature threshold, configured to:

determine that the temperature of the graphics processing unit no longer satisfies the second temperature threshold;

the embedded controller, in response to the temperature of the graphics processing unit no longer satisfying the second temperature threshold, configured to:

set an inactive count to zero, wherein the inactive count is associated with the graphics processing unit;

determine whether the graphics processing unit is inactive;

increment the inactive count in response to the graphics processing unit being inactive;

determine that the inactive count satisfies a threshold inactive count; and the embedded controller, in response to the inactive count satisfying the threshold inactive count, configured to:

set the active count to zero; and

enable the state in the power state table to be set to any one of a plurality of possible power states.

16. The information handling system of claim 11 , wherein the embedded controller is configured to

determine, at a predetermined interval, that the active signal is provided on the active pin of the graphics processing unit when the active count does not satisfy the active signal count threshold.

17. The information handling system of claim 10 , wherein the high power state is selected from a group comprising an operational state and a first idle state.

18. The information handling system of claim 10 , wherein the embedded controller is configured to determine whether the temperature of the graphics processing unit satisfies the first temperature threshold is performed at predetermined time intervals.

19. A method comprising:

determining, via an embedded controller, that a temperature of a graphics processing unit satisfies a first temperature threshold;

determining, via the embedded controller, on a first periodic interval that an active signal is provided by the graphics processing unit on an active pin of the graphics processing unit;

incrementing an active count of the graphics processing unit based on the active signal provided on the active pin;

determining that the incremented active count satisfying a count threshold, and

changing a power state table of a central processing unit to a high power state based on the temperature of the graphics processing unit satisfies the first temperature threshold and the active count satisfies the count threshold; and

determining, via the embedded controller, that the active signal is not being provided on the active pin in a next periodic interval and setting the active count to zero based on the active signal not being provided on the active pin;

determining, via the embedded controller, that the temperature of the graphics processing unit satisfies a second temperature threshold, and

maintaining the state in the power state table to the high power state based on the temperature of the graphics processing unit satisfies the second temperature threshold.

20. The method of claim 19 , further comprising:

determining whether the temperature of the graphics processing unit satisfies the first temperature threshold at predetermined time intervals.

Assignments (9)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (050724/0466) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO WYSE TECHNOLOGY L.L.C.)
Reel/Frame 060753/0486 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053546/0001) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL MARKETING L.P. (ON BEHALF OF ITSELF AND AS SUCCESSOR-IN-INTEREST TO CREDANT TECHNOLOGIES, INC.); DELL INTERNATIONAL L.L.C.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; DELL MARKETING CORPORATION (SUCCESSOR-IN-INTEREST TO FORCE10 NETWORKS, INC. AND WYSE TECHNOLOGY L.L.C.); EMC IP HOLDING COMPANY LLC
Reel/Frame 071642/0001 →
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL/FRAME (053311/0169) Recorded Jun 23, 2022
From: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS NOTES COLLATERAL AGENT
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
Reel/Frame 060438/0742 →
RELEASE OF SECURITY INTEREST AT REEL 050405 FRAME 0534 Recorded Nov 2, 2021
From: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
To: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; WYSE TECHNOLOGY L.L.C.
Reel/Frame 058001/0001 →
SECURITY INTEREST Recorded Jun 5, 2020
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 053311/0169 →
SECURITY AGREEMENT Recorded Apr 22, 2020
From: CREDANT TECHNOLOGIES INC.; DELL INTERNATIONAL L.L.C.; DELL MARKETING L.P.; DELL PRODUCTS L.P.; DELL USA L.P.; EMC CORPORATION; FORCE10 NETWORKS, INC.; WYSE TECHNOLOGY L.L.C.; EMC IP HOLDING COMPANY LLC
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A.
Reel/Frame 053546/0001 →
PATENT SECURITY AGREEMENT (NOTES) Recorded Oct 15, 2019
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; WYSE TECHNOLOGY L.L.C.
To: THE BANK OF NEW YORK MELLON TRUST COMPANY, N.A., AS COLLATERAL AGENT
Reel/Frame 050724/0466 →
SECURITY AGREEMENT Recorded Sep 17, 2019
From: DELL PRODUCTS L.P.; EMC CORPORATION; EMC IP HOLDING COMPANY LLC; WYSE TECHNOLOGY L.L.C.
To: CREDIT SUISSE AG, CAYMAN ISLANDS BRANCH
Reel/Frame 050405/0534 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 2, 2019
From: WU, CHUNG S.; GILLESPIE, KURT D.; SHOWS, THOMAS A.; MONTERO, ADOLFO S.
To: DELL PRODUCTS, LP
Reel/Frame 048773/0093 →
Continuity (1)
Related Publication 20200319700A1 · Oct 8, 2020