IP Library Granted Patent US 11,201,216
Granted Patent B2
US 11,201,216 · App. 16/802,754 · Granted Dec 14, 2021

Silicon carbide semiconductor device and manufacturing method of silicon carbide semiconductor device

Inventors: Aiko Kaji (Kariya, JP); Yuichi Takeuchi (Kariya, JP); Shuhei Mitani (Kariya, JP); Ryota Suzuki (Toyota, JP); Yusuke Yamashita (Nagakute, JP)
Assignee: DENSO CORPORATION
H01L29/1095H01L29/0684H01L29/086H01L29/1608H01L29/66068H01L29/7397H01L29/7813H01L21/046
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,201,216
App. No.
16/802,754
Granted
Dec 14, 2021
Kind
B2
Abstract

A silicon carbide semiconductor device includes a substrate, a drift layer disposed above the substrate, a base region disposed above the drift layer, a source region disposed above the base region, a gate trench formed deeper than the base region from a surface of the source region, a gate insulating film covering an inner wall surface of the gate trench, a gate electrode disposed on the gate insulating film, an interlayer insulating film covering the gate electrode and the gate insulating film and having a contact hole, a source electrode brought in ohmic contact with the source region through the contact hole, and a drain electrode disposed to a rear surface of the substrate. The source region has a lower impurity concentration on a side close to the base region than on a surface side brought in ohmic contact with the source region.

Claims (16)

1. A silicon carbide semiconductor device including an inverted semiconductor element, comprising:

a substrate made of silicon carbide of a first or second conductivity type;

a drift layer disposed above the substrate, made of silicon carbide of the first conductivity type, and having an impurity concentration lower than an impurity concentration of the substrate;

a base region disposed above the drift layer, and made of silicon carbide of the second conductivity type;

a source region disposed above the base region, made of silicon carbide of the first conductivity type, and having an impurity concentration higher than the impurity concentration of the drift layer;

a plurality of trench gate structures aligned in stripes with one direction as a longitudinal direction, and each including a gate trench formed deeper than the base region from a surface of the source region, a gate insulating film covering an inner wall surface of the gate trench, and a gate electrode disposed on the gate insulating film;

an interlayer insulating film covering the gate electrode and the gate insulating film and having a contact hole;

a source electrode brought in ohmic contact with the source region through the contact hole;

a drain electrode disposed to a rear surface of the substrate; and

a non-doped layer having a carrier concentration of 5.0×10 15 cm −3 or less, and provided between the base region and the source region, wherein

the source region has a lower impurity concentration on a side close to the base region than on a surface side brought in ohmic contact with the source region.

2. The silicon carbide semiconductor device according to claim 1 , wherein the source region includes a first source region located close to the base region and a second source region brought in ohmic contact with the source electrode.

3. The silicon carbide semiconductor device according to claim 2 , wherein the second source region has a thickness of 0.1 μm or more and has a second conductivity type impurity concentration of 1.0×10 18 to 5.0×10 19 cm −3 .

4. The silicon carbide semiconductor device according to claim 2 , wherein the first source region has a thickness of 0.2 to 0.5 μm and has an impurity concentration of 2.0×10 16 to 1.0×10 17 cm −3 .

5. The silicon carbide semiconductor device according to claim 1 , wherein the non-doped layer has a thickness of 0.05 to 0.2 μm.

6. The silicon carbide semiconductor device according to claim 1 , wherein a total film thickness of the non-doped layer and the source region is 0.8 μm or less.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 17, 2020
From: KAJI, AIKO; TAKEUCHI, YUICHI; MITANI, SHUHEI; SUZUKI, RYOTA; YAMASHITA, YUSUKE
To: DENSO CORPORATION
Reel/Frame 052135/0467 →
Priority Claims (1)
JP JP2017-166883 · Aug 31, 2017 · national
Continuity (2)
Continuation PCTJP2018032005 · Aug 29, 2018
Related Publication 20200203482A1 · Jun 25, 2020