IP Library › Granted Patent US 11,206,164
Granted Patent B2
US 11,206,164 · App. 17/158,758 · Granted Dec 21, 2021

Short training sequence design method and apparatus

Inventors: Xin Zuo (Shenzhen, CN); Ming Gan (Shenzhen, CN); Dandan Liang (Shenzhen, CN)
Assignee: Huawei Technologies Co., Ltd.
H04L27/2602H04L27/2692H04L27/2695
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,206,164
App. No.
17/158,758
Granted
Dec 21, 2021
Kind
B2
Abstract

The application provides a short training sequence design method and apparatus. The method includes: determining a short training sequence, where the short training sequence may be obtained based on an existing sequence, and the short training sequence with comparatively good performance may be obtained through simulation calculation, for example, by adjusting a parameter; and sending a short training field on a target channel, where the short training field is obtained by performing inverse fast Fourier transformation IFFT on the short training sequence, and a bandwidth of the target channel is greater than 160 MHz.

Claims (46)

1. A method, comprising:

determining a short training sequence; and

sending a short training sequence on a target channel, wherein a bandwidth of the target channel is 320 MHz; and

wherein the short training sequence satisfies the following:

the short training sequence has a periodicity of 0.8 μs and is expressed by using the following relation:

S −2032:16:2032 ={c 1 ×(M, 1, −M), 0, c 2 ×(−M, 1, −M), a 1 ,c 3 ×(M, 1, −M), 0,c 4 ×(−M, 1 , −M), 0, c 5 ×(M, 1, −M), 0, c 6 ×(−M, 1, ×M), a 2 , c 7 ×(M, 1, −M), 0, c 8 ×(−M, 1, −M)}×(1+j)/√{square root over (2)}; or

the short training sequence has a periodicity of 1.6 μs and is expressed by using the following relation:

S −2040:8:2040 ={c 1 ×(M, −1, M, −1, −M−1, M), 0, c 2 −(−M, 1, M, 1, −M, 1, −M), a 1 ,c 3 ×(M , −1, M, −1, −M, −1, M), 0,c 4 ×(−M, 1, M, 1, −M, 1, −M), 0, c 5 ×(M, −1, M, −1, −M, −1, M), 0, c 6 ×(−M, 1, M, 1, −M, 1, −M), a 2 , c 7 ×(M, −1, M, −1, −M, −1, M), 0, c 8 ×(−M, 1, M, 1, −M, 1, −M)}×(1+j)/√{square root over (2)}; and

wherein a value of a i is {−1, 0, 1}, i=1, 2, a value of c j is {−1, 1}, j=1, 2, 3, 4, 5, 6, 7, 8, and M={−1,−1,−1,1,1,−1,1,1,1,−1,1,1,−1,1}.

2. The method according to claim 1 , wherein a 320 MHz tone plan uses four duplicated tone plans of 80 MHz, the 320 MHz bandwidth has 4096 total tones, 12 guard tones are at a left edge of the 320 MHz bandwidth, and 11 guard tones are at a right edge of the 320 MHz bandwidth.

3. The method according to claim 1 , wherein the 320 MHz bandwidth has 23 direct-current tones in a middle of the 320 MHz bandwidth.

4. An apparatus, comprising:

a processor coupled to a non-transitory memory configured to store program instructions for execution by the processor, wherein when the program instructions are executed, the communication apparatus is configured to:

determine a short training sequence; and

send a short training sequence on a target channel, wherein a bandwidth of the target channel is 320 MHz; and

wherein the short training sequence satisfies the following:

the short training sequence has periodicity of 0.8 μs and is expressed using the following relation:

S −2032:16:2032 ={c 1 ×(M , 1, −M), 0, c 2 ×(−M, 1, −M), a 1 ,c 3 ×(M, 1, −M), 0,c 4 ×(−M, 1, −M), 0, c 5 ×(M , 1, −M), 0, c 6 ×(−M, 1, −M), a 2 , c 7 ×(M , 1, −M), 0, c 8 ×(−M, 1, −M)}×(1+j)/√{square root over (2)}; or

the short training sequence has a periodicity of 1.6 μs and is expressed using the following relation:

S −2040:8:2040 ={c 1 ×(M , −1, M, −1, −M, −1, M), 0, c 2 ×(−M, 1, M, 1, −M, 1, −M), a 1 ,c 3 ×(M , −1, M, −1, −M, −1, M), 0,c 4 ×(−M, 1, M, 1, −M, 1, −M), 0, c 5 ×(M , −1, M, −1, −M, −1, M), 0, c 6 ×(−M, 1, M, 1, −M, 1, −M), a 2 , c 7 ×(M, −1, M, −1, −M, −1, M), 0, c 8 ×(−M, 1, M, 1, −M, 1, −M)}×(1+j)/√{square root over (2)}; and

wherein a value of a i is {−1, 0, 1}, i=1, 2, a value of c j is {−1, 1}, j=1, 2, 3, 4, 5, 6, 7, 8, and M={−1,−1,−1,1,1,1,−1,1,1,1,−1,1,1,−1,1}.

5. The apparatus according to claim 4 , wherein a 320 MHz tone plan uses four duplicated tone plans of 80 MHz, the 320 MHz bandwidth has 4096 total tones, 12 guard tones are at a left edge of the 320 MHz bandwidth, and 11 guard tones are at a right edge of the 320 MHz bandwidth.

6. The apparatus according to claim 4 , wherein the 320 MHz bandwidth has 23 direct-current tones in a middle of the 320 MHz bandwidth.

7. A chip, comprising:

one or more processing circuits, wherein the one or more processing circuits are configured to:

determine a short training sequence; and

send a short training sequence on a target channel, wherein a bandwidth of the target channel is 320 MHz;

wherein the short training sequence satisfies the following:

the short training sequence has a periodicity of 0.8 μs, and is expressed by using the following relation:

S −2032:16:2032 ={c 1 ×(M, 1, −M), 0, c 2 ×(−M, 1, −M), a 1 ,c 3 ×(M, 1, −M), 0,c 4 ×(−M, 1, −M), 0, c 5 ×(M, 1, −M), 0, c 6 ×(−M, 1, −M), a 2 , c 7 ×(M, 1, −M), 0, c 8 ×(−M, 1, −M)}×(1+j)/√{square root over (2)}; or

the short training sequence has a periodicity of 1.6 μs, and is expressed by using the following relation:

S −2040:8:2040 ={c 1 ×(M , −1, M, −1, −M, −1, M), a 1 , c 3 ×(M, −1, M, −1, −M, −1, M), 0,c 4 ×(−M, 1, M, 1, −M, 1, −M), 0, c 5 ×(M, −1, M, −1, −M, −1, M), 0, c 6 ×(−M, 1, M, 1, −M, 1, −M), a 2 , c 7 ×(M, −1, M, −1, −M, −1, M) 0, c 8 ×(−M, 1, M, 1, −M, 1, −M)}×(1+j)/√{square root over (2)}; and

wherein a value of a i is {−1, 0, 1}, i=1, 2, a value of c j is {−1, 1}, j=1, 2, 3, 4, 5, 6, 7, 8, and M={−1,−1,−1,1,1,1,−1,1,1,1,−1,1,1,−1,1}.

8. The chip according to claim 7 , wherein a 320 MHz tone plan uses four duplicated tone plans of 80 MHz, the 320 MHz bandwidth has 4096 total tones, 12 guard tones are at a left edge of the 320 MHz bandwidth, and 11 guard tones are at a right edge of the 320 MHz bandwidth.

9. The chip according to claim 7 , wherein the 320 MHz bandwidth has 23 direct-current tones in a middle of the 320 MHz bandwidth.

10. A non-transitory computer-readable storage medium, comprising at least one segment of code, wherein when the at least one segment of code is run on a computer, the computer is controlled to execute the following:

determine a short training sequence; and

send a short training sequence on a target channel, wherein a bandwidth of the target channel is 320 MHz; and

wherein the short training sequence satisfies the following:

the short training sequence has a periodicity of 0.8 μs, and is expressed by using the following relation:

S −2032:16:2032 ={c 1 ×(M , 1, −M), 0, c 2 ×(×M, 1, −M), a 1 ,c 3 ×(M, 1, −M), 0,c 4 ×(−M, 1, −M), 0, c 5 ×(M , 1, −M), 0, c 6 ×(−M, 1, −M), a 2 , c 7 ×(M , 1, −M), 0, c 8 ×(−M, 1, −M)}×(1+j)/√{square root over (2)}; or

the short training sequence has a periodicity of 1.6 μs, and is expressed by using the following relation:

S −2040:8:2040 ={c 1 ×(M , −1, M, −1, −M, −1, M), 0, c 2 ×(−M, 1, M, 1, −M, 1, −M), a 1 ,c 3 ×(M , −1, M, −1, −M, −1, M), 0,c 4 ×(−M, 1, M, 1, −M, 1, −M), 0, c 5 ×(M , −1, M, −1, −M, −1, M), 0, c 6 ×(−M, 1, M, 1, −M, 1, −M), a 2 , c 7 ×(M, −1, M, −1, −M, −1, M), 0, c 8 ×(−M, 1, M, 1, −M, 1, −M)}×(1+j)/√{square root over (2)}; and

wherein a value of a i is {−1, 0, 1}, i=1, 2, a value of c j is {−1, 1}, j=1, 2, 3, 4, 5, 6, 7, 8, and M={−1,−1,−1,1,1,1,−1,1,1,1,−1,1,1,−1,1}.

11. The non-transitory computer-readable storage medium according to claim 10 , wherein a 320 MHz tone plans uses four duplicated tone plan of 80 MHz, the 320 MHz bandwidth has 4096 total tones, 12 guard tones are at a left edge of the 320 MHz bandwidth, and 11 guard tones are at a right edge of the 320 MHz bandwidths.

12. The non-transitory computer-readable storage medium according to claim 10 , wherein the 320 MHz bandwidth has 23 direct-current tones in a middle of the 320 MHz bandwidth.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 23, 2021
From: ZUO, XIN; GAN, MING; LIANG, DANDAN
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 056956/0012 →
Priority Claims (1)
CN 201810846832.3 · Jul 27, 2018 · national
Continuity (2)
Continuation PCTCN2019096291 · Jul 17, 2019
Related Publication 20210168005A1 · Jun 3, 2021
Cited By (1)
US 12,255,761