IP Library › Granted Patent US 11,211,000
Granted Patent B2
US 11,211,000 · App. 16/321,995 · Granted Dec 28, 2021

Display device and electronic device with differently layered wirings for pixel transistors

Inventors: Kiwamu Miura (Kanagawa, JP); Naobumi Toyomura (Kanagawa, JP)
Assignee: Sony Semiconductor Solutions Corporation
G09G3/3233G09F9/30G09G3/3266H01L27/326H01L27/3276G09G2300/0426G09G2300/0866G09G2320/0219
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,211,000
App. No.
16/321,995
Granted
Dec 28, 2021
Kind
B2
Abstract

In a display device including: pixels including a light emitting unit and a plurality of transistors and two-dimensionally arranged in a matrix; and gate wirings of the plurality of transistors formed along a row direction of a pixel array, or an electronic device including the display device, among the plurality of transistors, a gate wiring of a switching transistor connected to an anode electrode of the light emitting unit is formed in a wiring layer different from a gate wiring of another transistor.

Claims (32)

1. A display device comprising:

pixels two-dimensionally arranged in a pixel array including a row direction and a column direction, at least one of the pixels including a light emitting unit, a switching transistor, a writing transistor and a driving transistor; and

gate wirings of at least the switching transistor and the writing transistor formed along the row direction,

wherein the writing transistor is configured to provide a video signal at a gate electrode of the driving transistor, and the driving transistor is configured to drive the light emitting unit according to the video signal using a power supply supplied from a power supply wiring of a fixed potential,

wherein the switching transistor is connected to an anode electrode of the light emitting unit and a gate wiring of the switching transistor is formed in a wiring layer different from a gate wiring of the writing transistor, and

wherein, in a cross-sectional view, at least a portion of the power supply wiring is formed directly over or directly below the gate wiring of the switching transistor in a layering direction.

2. The display device according to claim 1 , wherein

the switching transistor controls a potential of the anode electrode of the light emitting unit to set the light emitting unit to a non-light emitting state.

3. The display device according to claim 1 , wherein,

in the pixels, processing for correcting variations in characteristics of the driving transistor is performed during a non-light emitting period of the light emitting unit in which the switching transistor is in a conductive state.

4. The display device according to claim 1 , wherein

a substrate on which the pixels are two-dimensionally arranged is a semiconductor substrate.

5. The display device according to claim 1 , wherein

the light emitting unit comprises an organic electroluminescence element.

6. The display device according to claim 1 , wherein the power supply wiring of the fixed potential is formed over the gate wiring of the switching transistor in the layering direction.

7. The display device according to claim 1 , wherein the power supply wiring of the fixed potential is formed below the gate wiring of the switching transistor in the layering direction.

8. An electronic device comprising a display device, the display device comprising:

pixels two-dimensionally arranged in a pixel array including a row direction and a column direction, at least one of the pixels including a light emitting unit, a switching transistor, a writing transistor and a driving transistor; and

gate wirings of at least the switching transistor and the writing transistor formed along the row direction,

wherein the writing transistor is configured to provide a video signal at a gate electrode of the driving transistor, and the driving transistor is configured to drive the light emitting unit according to the video signal using a power supply supplied from a power supply wiring of a fixed potential,

wherein the switching transistor is connected to an anode electrode of the light emitting unit and a gate wiring of the switching transistor is formed in a wiring layer different from a gate wiring of the writing transistor, and

wherein, in a cross-sectional view, at least a portion of the power supply wiring is formed directly over or directly below the gate wiring of the switching transistor in a layering direction.

9. The electronic device according to claim 8 , wherein

the switching transistor controls a potential of the anode electrode of the light emitting unit to set the light emitting unit to a non-light emitting state.

10. The electronic device according to claim 8 , wherein,

in the pixels, processing for correcting variations in characteristics of the driving transistor is performed during a non-light emitting period of the light emitting unit in which the switching transistor is in a conductive state.

11. The electronic device according to claim 8 , wherein

a substrate on which the pixels are two-dimensionally arranged is a semiconductor substrate.

12. The electronic device according to claim 8 , wherein

the light emitting unit comprises an organic electroluminescence element.

13. The electronic device according to claim 8 , wherein the power supply wiring of the fixed potential is formed over the gate wiring of the switching transistor in the layering direction.

14. The electronic device according to claim 8 , wherein the power supply wiring of the fixed potential is formed below the gate wiring of the switching transistor in the layering direction.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2019
From: MIURA, KIWAMU; TOYOMURA, NAOBUMI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 048192/0186 →
Priority Claims (1)
JP JP2016-167659 · Aug 30, 2016 · national
Continuity (1)
Related Publication 20190197957A1 · Jun 27, 2019
Cited By (2)
US 12,451,067 US 12,475,845