IP Library Granted Patent US 11,227,790
Granted Patent B1
US 11,227,790 · App. 16/897,865 · Granted Jan 18, 2022

Managing trench depth in integrated systems

Inventors: Benoît Filion (Lévis, CA); Charles Baudot (Quebec, CA); François Pelletier (Quebec, CA); Christine Latrasse (Quebec, CA)
Assignee: Ciena Corporation
H01L21/76229G02B6/136H01L21/3085H01L21/76283B81C1/00412G02B2006/12176H01L21/3065H01L21/30604
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,227,790
App. No.
16/897,865
Granted
Jan 18, 2022
Kind
B1
Abstract

One or more photonic structures are formed within one or more layers over a surface of a substrate, and multiple trenches are formed through the one or more layers housing devices coupled to one or more of the photonic structures. The trenches may include: a first trench that has a bottom surface within the substrate that has a first surface topology characterized by a first surface roughness at a first depth within the substrate relative to the surface of the substrate, and a second trench that has a bottom surface within the substrate that has a second surface topology characterized by a second surface roughness at a second depth within the substrate relative to the surface of the substrate. The first surface roughness may be greater than the second surface roughness, and the second depth may be greater than the first depth.

Claims (12)

1. A method for fabricating a photonic integrated circuit, the method comprising:

forming a plurality of structures within one or more layers deposited over a substrate, the substrate consisting essentially of a first material characterized by a first etching rate;

forming a plurality of trenches through the one or more layers, the plurality of trenches including:

a first trench that has a bottom surface on or within the substrate that is covered by a layer of a second material characterized by a second etching rate lower than the first etching rate, and

a second trench that has a bottom surface on or within the substrate;

etching two or more trenches of the plurality of trenches simultaneously, including at least the first trench and the second trench, to deepen each of the two or more trenches, where the etching preserves at least a portion of the second material on any of the bottom surfaces of the two or more trenches that were covered by a layer of the second material;

removing the preserved portion of the second material on any of the bottom surfaces of the two or more trenches that were covered by a layer of the second material; and

after removing the preserved portion of the second material, etching a set of trenches of the plurality of trenches simultaneously, including at least the first trench and the second trench, to deepen each of the trenches of the set of trenches.

2. The method of claim 1 , where the bottom surface of the second trench is not covered by a layer of the second material.

3. The method of claim 1 , where, after the simultaneous etching that occurs after the preserved portion of the second material is removed, the second trench is deeper than the first trench.

4. The method of claim 3 , where a thickness of the layer of the second material is selected to provide approximately a predetermined ratio between a depth of the first trench and a depth of the second trench.

5. The method of claim 1 , where the substrate consists essentially of Silicon.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 10, 2020
From: FILION, BENOÎT; BAUDOT, CHARLES; PELLETIER, FRANÇOIS; LATRASSE, CHRISTINE
To: CIENA CORPORATION
Reel/Frame 052897/0363 →
Continuity (1)
Provisional Application 62859955 · Jun 11, 2019
Cited By (3)
US 12,205,920 US 12,541,059 US 12,546,706