IP Library Granted Patent US 11,264,174
Granted Patent B2
US 11,264,174 · App. 16/818,261 · Granted Mar 1, 2022

Multilayer ceramic capacitor

Inventors: Akihiro Tsuru (Nagaokakyo, JP); Kazuhisa Uchida (Nagaokakyo, JP)
Assignee: MURATA MANUFACTURING CO., LTD.
H01G4/30C04B35/4682H01G2/02H01G4/012H01G4/1227
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,264,174
App. No.
16/818,261
Granted
Mar 1, 2022
Kind
B2
Abstract

A multilayer ceramic capacitor that includes a ceramic body including a stack of a plurality of dielectric layers and a plurality of first and second internal electrodes; and first and second external electrodes provided at each of both end faces of the ceramic body. Each of the plurality of dielectric layers contain Ba, Ti, P and Si. The plurality of dielectric layers include an outer dielectric layer located on an outermost side in the stacking direction; an inner dielectric layer located between the first and second internal electrodes; and a side margin portion in a region where the first and second internal electrodes do not exist. In at least one of the outer dielectric layer, the inner dielectric layer and the side margin portion, the P and the Si segregate in at least one of grain-boundary triple points of three ceramic particles.

Claims (25)

1. A multilayer ceramic capacitor comprising:

a ceramic body including a stack of a plurality of dielectric layers and a plurality of first and second internal electrodes, the ceramic body having

a first main surface and a second main surface that face each other in a stacking direction,

a first side surface and a second side surface that face each other in a width direction orthogonal to the stacking direction, and

a first end face and a second end face that face each other in a length direction orthogonal to the stacking direction and the width direction;

a first external electrode electrically connected to each of the first internal electrodes at the first end face of the ceramic body; and

a second external electrode electrically connected to each of the second internal electrodes at the second end face of the ceramic body, wherein

each of the plurality of dielectric layers containing Ba, Ti, P and Si, and the plurality of dielectric layers include

an outer dielectric layer located on an outermost side of the ceramic body in the stacking direction,

an inner dielectric layer located between the first and second internal electrodes adjacent to each other in the stacking direction, and

a side margin portion in a region where the first and second internal electrodes do not exist when the ceramic body is viewed in the stacking direction, and

in at least one of the outer dielectric layer, the inner dielectric layer and the side margin portion, the P and the Si segregate in at least one of grain-boundary triple points of three ceramic particles of the ceramic particles as seen in a plane defined in the stacking direction and the width direction at a central position in the length direction,

wherein a content of the P is 1 part by mole to 10 parts by mole with respect to 100 parts by mole of Si.

2. The multilayer ceramic capacitor according to claim 1 , wherein a content of the P is 0.005 part by mole to 0.20 part by mole with respect to 100 parts by mole of Ti.

3. The multilayer ceramic capacitor according to claim 1 , wherein each of the plurality of dielectric layers further includes R, the R is at least one type selected from La, Ce, Pr, Nd, Sm, Eu, Gd, Tb, Dy, Ho, Er, Tm, Yb, Lu, and Y, and a content of the R is 0.3 part by mole to 5.0 parts by mole with respect to 100 parts by mole of Ti.

4. The multilayer ceramic capacitor according to claim 3 , wherein a content of the R is equal to or greater than 0.5 part by mole and equal to or less than 2.5 parts by mole with respect to 100 parts by mole of Ti.

5. The multilayer ceramic capacitor according to claim 3 , wherein each of the plurality of dielectric layers further includes M, the M is at least one type selected from Mg, Zr, Mn, Co, Fe, Cr, Cu, Al, V, Mo, and W, and a content of the M is 0.3 part by mole to 4.0 parts by mole with respect to 100 parts by mole of Ti.

6. The multilayer ceramic capacitor according to claim 5 , wherein the content of the M is 0.5 part by mole to 2.0 parts by mole with respect to 100 parts by mole of Ti.

7. The multilayer ceramic capacitor according to claim 1 , wherein each of the plurality of dielectric layers further includes M, the M is at least one type selected from Mg, Zr, Mn, Co, Fe, Cr, Cu, Al, V, Mo, and W, and a content of the M is 0.3 part by mole to 4.0 parts by mole with respect to 100 parts by mole of Ti.

8. The multilayer ceramic capacitor according to claim 7 , wherein the content of the M is 0.5 part by mole to 2.0 parts by mole with respect to 100 parts by mole of Ti.

9. The multilayer ceramic capacitor according to claim 1 , wherein, in each of the outer dielectric layer, the inner dielectric layer and the side margin portion of the plurality of dielectric layers, the P and the Si segregate in at least one of the grain-boundary triple points.

10. The multilayer ceramic capacitor according to claim 1 , wherein a source of the P is phosphate ester.

11. The multilayer ceramic capacitor according to claim 5 , wherein each of the plurality of dielectric layers include ceramic particles having a core portion made of a perovskite-type compound containing the Ba and the Ti; and a shell portion containing the R and the M around the core portion.

12. The multilayer ceramic capacitor according to claim 11 , wherein the core portion is made of barium titanate not containing at least Ca; and the shell portion contains Ca, Mg, the R and the M around the core portion.

13. The multilayer ceramic capacitor according to claim 11 , wherein the core portion is Ba m TiO 3 not containing Ca, the R, the M, and the Si, and 0.99≤m≤1.02.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 13, 2020
From: TSURU, AKIHIRO; UCHIDA, KAZUHISA
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 052109/0229 →
Priority Claims (1)
JP JP2019-051073 · Mar 19, 2019 · national
Continuity (1)
Related Publication 20200303125A1 · Sep 24, 2020
Cited By (1)
US 12,347,620