IP Library › Granted Patent US 11,264,341
Granted Patent B2
US 11,264,341 · App. 16/815,827 · Granted Mar 1, 2022

Microwave integrated circuit

Inventor: Kenshi Naito (Yokohama, JP)
Assignee: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.
H01L23/66H01L23/49838H01L23/522H01L2223/6616H01L2223/6633H01L2223/6683
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,264,341
App. No.
16/815,827
Granted
Mar 1, 2022
Kind
B2
Abstract

Provided is a microwave integrated circuit including: a semiconductor substrate; a plurality of amplification units that are formed in the semiconductor substrate; a wiring that is formed in one layer wiring excluding an uppermost layer wiring and a lowermost layer wiring among a plurality of layer wirings formed on the semiconductor substrate and is used for supplying power to the plurality of amplification units; and a plurality of vias that connect a plurality of conductive regions formed in the layer wiring with the wiring interposed therebetween and other conductive regions formed in a region interposing the wiring in the two layer wirings immediately above and immediately below the layer wiring, in which each of the plurality of vias forms a via structure connected to the conductive regions of the lowermost layer wiring by a plurality of other vias.

Claims (16)

1. A microwave integrated circuit, comprising:

a semiconductor substrate;

a plurality of amplification units formed in the semiconductor substrate;

a power supply line formed in one wiring layer excluding an uppermost wiring layer and a lowermost wiring layer among a plurality of wiring layers formed on the semiconductor substrate, the power supply line supplying power to the plurality of amplification units; and

a plurality of vias connecting a plurality of conductive regions formed in the one wiring layer with the power supply line interposed therebetween and other conductive regions formed in a region interposing the power supply line in two wiring layers that are immediately above and immediately below the one wiring layer,

wherein each via of the plurality of vias forms a via structure connected to at least one of the uppermost wiring layer and the lowermost wiring layer by a plurality of other vias.

2. The microwave integrated circuit according to claim 1 , wherein a length of each via of the plurality of vias along the power supply line is shorter than a length of λ/8 corresponding to a signal wavelength λ targeted by the microwave integrated circuit.

3. The microwave integrated circuit according to claim 1 , wherein an interval of the plurality of vias along the power supply line is shorter than a length of λ/8 corresponding to a signal wavelength λ targeted by the microwave integrated circuit.

4. The microwave integrated circuit according to claim 1 , wherein the vias of the plurality of vias are grounded through the uppermost wiring layer or the lowermost wiring layer.

5. The microwave integrated circuit according to claim 1 ,

wherein the semiconductor substrate has a planar shape of a rectangle and has a signal input terminal on one side of the rectangle and a signal output terminal on another side adjacent to the one side, and

wherein the signal input terminal and the signal output terminal are electrically separated by the via structure.

6. The microwave integrated circuit according to claim 1 , further comprising a plurality of other vias penetrating through the plurality of wiring layers and connecting the semiconductor substrate and the uppermost wiring layer.

7. The microwave integrated circuit according to claim 6 , wherein

the via structure further includes a plurality of additional vias formed along the plurality of other vias, and

the plurality of other vias and the plurality of additional vias are arranged in a staggered manner with respect to each other.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 11, 2020
From: NAITO, KENSHI
To: SUMITOMO ELECTRIC DEVICE INNOVATIONS, INC.
Reel/Frame 052088/0010 →
Priority Claims (2)
JP JP2019-045545 · Mar 13, 2019 · national
JP JP2019-045547 · Mar 13, 2019 · national
Continuity (1)
Related Publication 20200294941A1 · Sep 17, 2020