IP Library Granted Patent US 11,271,678
Granted Patent B2
US 11,271,678 · App. 16/920,390 · Granted Mar 8, 2022

Encoding method, related transmitter apparatus and related receiver apparatus for wireless local area network

Inventors: John Timothy Coffey (San Francisco, CA); Der-Zheng Liu (Hsinchu County, TW)
Assignee: Realtek Semiconductor Corp.
H04L1/0057H03M13/1102H03M13/1515H03M13/2906H04W84/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,271,678
App. No.
16/920,390
Granted
Mar 8, 2022
Kind
B2
Abstract

An encoding method for a wireless local area network includes encoding a packet via a cyclic coding scheme into a first amount of multiple first blocks; processing each of the first amount of the first blocks into a second amount of multiple second blocks; and encoding the second amount of the second blocks via a block coding scheme.

Claims (30)

1. An encoding method for a wireless local area network, comprising:

encoding a packet via a cyclic coding scheme into a first amount of a plurality of first blocks;

processing each of the first amount of the plurality of first blocks into a second amount of a plurality of second blocks; and

encoding the second amount of the plurality of second blocks via a block coding scheme;

wherein the step of encoding the packet via the cyclic coding scheme into the first amount of the plurality of first blocks comprises:

segmenting the packet into a plurality of first subblocks with at least a leftover bit, wherein the at least a leftover bit is padded with at least a leading digital 0.

2. The encoding method of claim 1 , wherein the step of encoding the packet via the cyclic coding scheme into the first amount of the plurality of first blocks further comprises:

segmenting each of the plurality of first subblocks into a plurality of second subblocks with at least a leftover subblock; and

padding the plurality of second subblocks with at least a leading digital 0 to generate the first amount of the plurality of first blocks, wherein a bit pattern of the plurality of first blocks is corresponded to a highest exponent in a polynomial notation of the cyclic coding scheme.

3. The encoding method of claim 2 , wherein a bit length of plurality of first subblocks and a degree of a generator polynomial of the cyclic coding scheme is related to a maximal consecutive correctable amount for decoding.

4. The encoding method of claim 1 , wherein the step of processing each of the first amount of the plurality of first blocks into the second amount of the plurality of second blocks comprises:

segmenting the first amount of the plurality of first blocks into the second amount of the plurality of second blocks; and

padding each of the second amount of the plurality of second blocks with at least a leading digital 0.

5. The encoding method of claim 1 , wherein at least a cyclic redundancy check bit is padded to each of the second amount of the plurality of second blocks before the block coding scheme.

6. The encoding method of claim 1 , wherein the block coding scheme is a low-density parity-check (LDPC) coding scheme or a Reed-Solomon (RS) coding scheme.

7. A transmitter apparatus for a wireless local area network, comprising:

an outer encoder, configured to encode a packet via a cyclic coding scheme into a first amount of a plurality of first blocks and process each of the first amount of the plurality of first blocks into a second amount of a plurality of second blocks and to segment the packet into a plurality of first subblocks with at least a leftover bit, wherein the at least a leftover bit is padded with at least a leading digital 0; and

an inner encoder, configured to encode the second amount of the plurality of second blocks via a block coding scheme.

8. The transmitter apparatus of claim 7 , wherein the outer encoder is further configured to segment each of the plurality of first subblocks into a plurality of second subblocks with at least a leftover subblock, and pad the plurality of second subblocks with at least a leading digital 0 to generate the first amount of the plurality of first blocks, wherein a bit pattern of the plurality of first blocks is corresponded to a highest exponent in a polynomial notation of the cyclic coding scheme.

9. The transmitter apparatus of claim 8 , wherein a bit length of plurality of first subblocks and a degree of a generator polynomial of the cyclic coding scheme is related to a maximal consecutive correctable codewords for decoding.

10. The transmitter apparatus of claim 7 , wherein the outer encoder is configured to segment the first amount of the plurality of first blocks into the second amount of the plurality of second blocks and pad each of the second amount of the plurality of second blocks with at least a leading digital 0.

11. The transmitter apparatus of claim 7 , wherein at least a cyclic redundancy check bit is padded to each of the second amount of the plurality of second blocks before the block coding scheme.

12. The transmitter apparatus of claim 7 , wherein the block coding scheme is a low-density parity-check (LDPC) coding scheme or a Reed-Solomon (RS) coding scheme.

13. A receiver apparatus for a wireless local area network, comprising:

an inner decoder, configured to decode a packet via a block coding scheme into a plurality of block codes; and

an outer decoder, configured to decode the plurality of block codes via a cyclic coding scheme;

wherein a degree of a generator polynomial of the cyclic coding scheme corresponds to a maximal consecutive correctable codewords for decoding.

14. The receiver apparatus of claim 13 , wherein the inner encoder is configured to verify the decoded block code of the plurality of block codes of the packet by checking a checksum of the decoded block code.

15. The receiver apparatus of claim 13 , wherein when the block code of the plurality of block codes of the packet is not valid, the outer decoder is configured to arrange the packet, which is not valid, into a shift register corresponding to a cyclic code of the cyclic coding scheme.

16. The receiver apparatus of claim 13 , wherein the block coding scheme is a low-density parity-check (LDPC) coding scheme or a Reed-Solomon (RS) coding scheme.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2020
From: COFFEY, JOHN TIMOTHY; LIU, DER-ZHENG
To: REALTEK SEMICONDUCTOR CORP.
Reel/Frame 053114/0223 →
Continuity (2)
Provisional Application 62963545 · Jan 21, 2020
Related Publication 20210226728A1 · Jul 22, 2021
Cited By (1)
US 12,192,016