IP Library Granted Patent US 11,276,627
Granted Patent B2
US 11,276,627 · App. 16/844,531 · Granted Mar 15, 2022

Semiconductor device

Inventors: Takanori Kawashima (Anjo, JP); Takuya Kadoguchi (Toyota, JP); Tetsuya Akino (Aichi, JP); Yuya Osamura (Toyoake, JP)
Assignee: DENSO CORPORATION
H01L23/492H01L23/3142H01L25/0657
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,276,627
App. No.
16/844,531
Granted
Mar 15, 2022
Kind
B2
Abstract

A semiconductor device may include: an upper conductive plate, a middle conductive plate, and a lower conductive plate which are stacked on each other; a first semiconductor chip located between the upper and middle conductive plates and electrically connected to both the upper and middle; a second semiconductor chip located between the middle and lower conductive plates and electrically connected to both the middle and lower conductive plates; and an encapsulant encapsulating the first and second semiconductor chips and integrally holding the upper, middle and lower conductive plates. The middle conductive plate may include a main portion joined to the first and second semiconductor chips within the encapsulant and an exposed portion exposed outside on a surface of the encapsulant. A thickness of the exposed portion may be equal to or greater than a thickness of the main portion.

Claims (22)

1. A semiconductor device comprising:

an upper conductive plate, a middle conductive plate, and a lower conductive plate which are stacked on each other;

a first semiconductor chip located between the upper conductive plate and the middle conductive plate and electrically connected to both the upper conductive plate and the middle conductive plate;

a second semiconductor chip located between the middle conductive plate and the lower conductive plate and electrically connected to both the middle conductive plate and the lower conductive plate; and

an encapsulant encapsulating the first semiconductor chip and the second semiconductor chip and integrally holding the upper conductive plate, the middle conductor plate, and the lower conductive plate,

wherein

the middle conductive plate comprises a main portion joined to the first semiconductor chip and the second semiconductor chip within the encapsulant and an exposed portion exposed outside on a surface of the encapsulant, and

a thickness of the exposed portion of the middle conductive plate is equal to or greater than a thickness of the main portion of the middle conductive plate.

2. The semiconductor device according to claim 1 , wherein

the thickness of the exposed portion of the middle conductive plate is greater than the thickness of the main portion of the middle conductive plate.

3. The semiconductor device according to claim 1 , wherein

the encapsulant comprises an upper surface and a lower surface located opposite the upper surface,

the upper conductive plate is exposed outside the upper surface of the encapsulant, and

the lower conductive plate is exposed outside the lower surface of the encapsulant.

4. The semiconductor device according to claim 3 , wherein

the encapsulant further comprises a side surface extending between the upper surface and the lower surface, and

the exposed portion of the middle conductive plate is exposed outside the side surface of the encapsulant.

5. The semiconductor device according to claim 3 , wherein

the exposed portion of the middle conductive plate is exposed outside at least one of the upper surface and the lower surface of the encapsulant.

6. The semiconductor device according to claim 3 , wherein

the encapsulant further comprises a side surface extending between the upper surface and the lower surface, and

the exposed portion of the middle conductive plate is exposed outside the side surface and further outside at least one of the upper surface and the lower surface of the encapsulant.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2020
From: TOYOTA JIDOSHA KABUSHIKI KAISHA
To: DENSO CORPORATION
Reel/Frame 053892/0724 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2020
From: KAWASHIMA, TAKANORI; KADOGUCHI, TAKUYA; AKINO, TETSUYA; OSAMURA, YUYA
To: TOYOTA JIDOSHA KABUSHIKI KAISHA
Reel/Frame 052365/0910 →
Priority Claims (1)
JP JP2019-092448 · May 15, 2019 · national
Continuity (1)
Related Publication 20200365490A1 · Nov 19, 2020