Short program verify recovery with reduced programming disturbance in a memory sub-system
Control logic in a memory device initiates a program operation on the memory device, the program operation comprising a program phase, a program recovery phase, a program verify phase, and a program verify recovery phase. The control logic further causes a negative voltage signal to be applied to a first plurality of word lines of a data block of the memory device during the program verify recovery phase of the program operation, wherein each of the first plurality of word lines is coupled to a corresponding memory cell of a first plurality of memory cells in a string of memory cells in the data block, the first plurality of word lines comprising a selected word line associated with the program operation and one or more data word lines adjacent to the selected word line.
1. A memory device comprising:
a memory array; and
control logic, operatively coupled with the memory array, to perform operations comprising:
initiating a program operation on the memory array, the program operation comprising a program phase, a program recovery phase, a program verify phase, and a program verify recovery phase; and
causing a negative voltage signal to be applied to a first plurality of word lines of a data bock of the memory array during the program verify recovery phase of the program operation, wherein each of the first plurality of word lines is coupled to a corresponding memory cell of a first plurality of memory cells in a string of memory cells in the data block, the first plurality of word lines comprising a selected word line associated with the program operation and one or more data word lines adjacent to the selected word line.
2. The memory device of claim 1 , wherein the selected word line is coupled to a first memory cell of the plurality of memory cells, and wherein the one or more data word lines adjacent to the selected word line are coupled to one or more of the first plurality of memory cells on a source-side of the first memory cell in the string of memory cells.
3. The memory device of claim 2 , wherein the one or more data word lines adjacent to the selected word line comprise a threshold number of data word lines coupled to memory cells on the source-side of the first memory cell, and wherein the threshold number of data word lines excludes at least one data word line coupled to a memory cell on the source-side of the first memory cell in the string of memory cells.
4. The memory device of claim 2 , wherein the one or more data word lines adjacent to the selected word line comprise all data word lines coupled to memory cells on the source-side of the first memory cell in the string of memory cells.
5. The memory device of claim 2 , wherein the one or more data word lines adjacent to the selected word line comprise data word lines coupled to memory cells on the source-side of the first memory cell within a threshold number of memory cells of a drain-end of the string of memory cells.
6. The memory device of claim 2 , wherein the control logic to perform further operations comprising:
causing a ground voltage signal to be applied to a second plurality of word lines of the data block during the program verify recovery phase, wherein each of the second plurality of word lines is coupled to a corresponding memory cell of a second plurality of memory cells on a drain-side of the first memory cell in the string of memory cells.
7. The memory device of claim 1 , wherein the program operation comprises a plurality of program phases, a plurality of program recovery phases, a plurality of program verify phases, and a plurality of program verify recovery phases, and wherein the negative voltage is applied to the first plurality of word lines only during a subset of the plurality of program verify recovery phases occurring after a threshold number of the plurality of program phases have occurred.
8. A method comprising:
initiating a program operation on a memory device, the program operation comprising a program phase, a program recovery phase, a program verify phase, and a program verify recovery phase; and
causing a negative voltage signal to be applied to a first plurality of word lines of a data bock of the memory device during the program verify recovery phase of the program operation, wherein each of the first plurality of word lines is coupled to a corresponding memory cell of a first plurality of memory cells in a string of memory cells in the data block, the first plurality of word lines comprising a selected word line associated with the program operation and one or more data word lines adjacent to the selected word line.
9. The method of claim 8 , wherein the selected word line is coupled to a first memory cell of the plurality of memory cells, and wherein the one or more data word lines adjacent to the selected word line are coupled to one or more of the first plurality of memory cells on a source-side of the first memory cell in the string of memory cells.
10. The method of claim 9 , wherein the one or more data word lines adjacent to the selected word line comprise a threshold number of data word lines coupled to memory cells on the source-side of the first memory cell, and wherein the threshold number of data word lines excludes at least one data word line coupled to a memory cell on the source-side of the first memory cell in the string of memory cells.
11. The method of claim 9 , wherein the one or more data word lines adjacent to the selected word line comprise all data word lines coupled to memory cells on the source-side of the first memory cell in the string of memory cells.
12. The method of claim 9 , wherein the one or more data word lines adjacent to the selected word line comprise data word lines coupled to memory cells on the source-side of the first memory cell within a threshold number of memory cells of a drain-end of the string of memory cells.
13. The method of claim 9 , further comprising:
causing a ground voltage signal to be applied to a second plurality of word lines of the data block during the program verify recovery phase, wherein each of the second plurality of word lines is coupled to a corresponding memory cell of a second plurality of memory cells on a drain-side of the first memory cell in the string of memory cells.
14. The method of claim 8 , wherein the program operation comprises a plurality of program phases, a plurality of program recovery phases, a plurality of program verify phases, and a plurality of program verify recovery phases, and wherein the negative voltage is applied to the first plurality of word lines only during a subset of the plurality of program verify recovery phases occurring after a threshold number of the plurality of program phases have occurred.
15. A memory device comprising:
a first string of memory cells in a first sub-block of a block of memory cells, the first sub-block comprising a selected sub-block, wherein the first string of memory cells comprises a first plurality of memory cells coupled to a plurality of word lines; and
a second string of memory cells in a second sub-block of the block of memory cells, the second sub-block comprising an unselected sub-block, wherein the second string of memory cells comprises a second plurality of memory cells coupled to the plurality of word lines coupled to the first string of memory cells, wherein a first subset of the plurality of word lines is configured to receive a negative voltage signal during a program verify recovery phase of a program operation performed on the selected sub-block, the first subset of the plurality of word lines comprising a selected word line associated with the program operation and one or more data word lines adjacent to the selected word line.
16. The memory device of claim 15 , wherein the selected word line is coupled to a first memory cell of the second plurality of memory cells, and wherein the one or more data word lines adjacent to the selected word line are coupled to one or more of the second plurality of memory cells on a source-side of the first memory cell in the second string of memory cells.
17. The memory device of claim 16 , wherein the one or more data word lines adjacent to the selected word line comprise a threshold number of data word lines coupled to memory cells on the source-side of the first memory cell, and wherein the threshold number of data word lines excludes at least one data word line coupled to a memory cell on the source-side of the first memory cell in the second string of memory cells.
18. The memory device of claim 16 , wherein the one or more data word lines adjacent to the selected word line comprise all data word lines coupled to memory cells on the source-side of the first memory cell in the second string of memory cells.
19. The memory device of claim 16 , wherein the one or more data word lines adjacent to the selected word line comprise data word lines coupled to memory cells on the source-side of the first memory cell within a threshold number of memory cells of a drain-end of the second string of memory cells.
20. The memory device of claim 16 , wherein a second subset of the plurality of word lines is configured to receive a ground voltage signal during the program verify recovery phase, and wherein each of the second subset of the plurality of word lines is coupled to a corresponding memory cell on a drain-side of the first memory cell in the second string of memory cells.