Method of manufacturing a semiconductor device and a semiconductor device
In a method of manufacturing a semiconductor device, an upper fin structure in which first semiconductor layers and second semiconductor layers are alternately stacked is formed over a lower fin structure, a sacrificial gate structure is formed over the upper fin structure, a source/drain region of the upper fin structure, which is not covered by the sacrificial gate structure, is etched thereby forming a source/drain space, the first semiconductor layers are laterally etched through the source/drain space, an inner spacer made of a dielectric material is formed on an end of each of the etched first semiconductor layers, and a source/drain epitaxial layer is formed in the source/drain space to cover the inner spacer. In etching the source/drain region, a part of the lower fin structure is also etched to form a recess, in which a (111) surface is exposed.
1. A method of manufacturing a semiconductor device, comprising:
forming an upper fin structure in which first semiconductor layers and second semiconductor layers are alternately stacked over a lower fin structure;
forming a sacrificial gate structure over the upper fin structure;
etching a source/drain region of the upper fin structure, which is not covered by the sacrificial gate structure, thereby forming a source/drain space;
laterally etching the first semiconductor layers through the source/drain space;
forming an inner spacer made of a dielectric material on an end of each of the etched first semiconductor layers; and
forming a source/drain epitaxial layer in the source/drain space to cover the inner spacer,
wherein in etching the source/drain region, a part of the lower fin structure is also etched to form a recess, in which a (111) surface is exposed, and
the forming the source/drain epitaxial layer includes forming a first epitaxial layer in contact with a bottom of the recess to fill the recess and in contact with ends of the second semiconductor layers and the inner spacer.
2. The method of claim 1 , wherein the recess has a V-shape or a triangular shape in cross section.
3. The method of claim 1 , wherein the forming the source/drain epitaxial layer includes forming a second epitaxial layer formed on the first epitaxial layer.
4. The method of claim 3 , wherein the forming the source/drain epitaxial layer further includes forming a third epitaxial layer on the second epitaxial layer such that the third epitaxial layer is not in contact with the first epitaxial layer.
5. The method of claim 3 , wherein the first epitaxial layer includes SiP and the second epitaxial layer includes SiP having a higher P concentration than the first epitaxial layer.
6. The method of claim 5 , wherein the third epitaxial layer includes SiGeP.
7. The method of claim 3 , wherein the first epitaxial layer includes one or more selected from the group consisting of SiP, SiAs and SiP:As where an As concentration is higher than a P concentration.
8. The method of claim 1 , wherein an end of each of the second semiconductor layers is a (110) surface.
9. The method of claim 1 , wherein a thickness in a horizontal direction of the first epitaxial layer on ends of the second semiconductor layers is greater than a thickness in the horizontal direction of the first epitaxial layer on the inner spacer.
10. The method of claim 1 , wherein the inner spacers include at least one of silicon nitride, silicon oxide, SiOC, SiOCN and SiCN.
11. A method of manufacturing a semiconductor device, comprising:
forming an upper fin structure in which first semiconductor layers and second semiconductor layers are alternately stacked over a lower fin structure;
forming a sacrificial gate structure over the upper fin structure;
etching a source/drain region of the upper fin structure, which is not covered by the sacrificial gate structure, thereby forming a source/drain space having a V-shape bottom;
laterally etching the first semiconductor layers through the source/drain space;
forming an inner spacer made of a dielectric material on an end of each of the etched first semiconductor layers; and
forming a source/drain epitaxial layer in the source/drain space to cover the inner spacer, wherein:
the forming the source/drain epitaxial layer comprises:
forming a first epitaxial layer in contact with a bottom of the source/drain space to fill the source/drain space and over the inner spacer; and
forming a second epitaxial layer on the first epitaxial layer, and
a thickness in the horizontal direction of the first epitaxial layer on ends of the second semiconductor layers is greater than a thickness in the horizontal direction of the first epitaxial layer on the inner spacer.
12. The method of claim 11 , wherein in the V-shape bottom, a (111) surface is exposed.
13. The method of claim 11 , wherein the source/drain epitaxial layer includes a dislocation starting from the inner spacer.
14. The method of claim 11 , wherein in the etching a source/drain region of the upper fin structure, the first and second semiconductor layers of the source/drain region of the upper fin structure are etched.
15. The method of claim 11 , wherein in the etching a source/drain region of the upper fin structure, the first semiconductor layers of the source/drain region of the upper fin structure are selectively etched, thereby leaving the second semiconductor layers remaining.
16. The method of claim 11 , further comprising, after the source/drain epitaxial layer is formed:
removing the sacrificial gate structure, thereby exposing a part of the upper fin structure;
removing the first semiconductor layers from the exposed fin structure, thereby forming channel layers including the second semiconductor layers; and
forming a gate dielectric layer and a gate electrode layer around the channel layers,
wherein the gate electrode layer is isolated from the source/drain epitaxial layer by the inner spacer and the gate dielectric layer.
17. A semiconductor device, comprising:
semiconductor wires or sheets disposed over a bottom fin structure disposed over a substrate;
a source/drain epitaxial layer in contact with the semiconductor wires or sheets;
a gate dielectric layer disposed on and wrapping around each channel region of the semiconductor wires or sheets;
a gate electrode layer disposed on the gate dielectric layer and wrapping around each channel region; and
insulating spacers disposed in spaces, respectively, the spaces being defined by adjacent semiconductor wires or sheets, the gate electrode layer and the source/drain epitaxial layer, wherein:
the bottom fin structure includes a recess, and
the source/drain epitaxial layer includes a first epitaxial layer continuously disposed in contact with a bottom of the recess and to fill the recess, ends of the second semiconductor layers and the insulating spacers.
18. The semiconductor device of claim 17 , wherein:
the source/drain epitaxial layer includes a second epitaxial layer formed on the first epitaxial layer, and
the source/drain epitaxial layer includes dislocations of crystal and the dislocations start in the first epitaxial layer on the inner insulating spacers.
19. The semiconductor device of claim 18 , wherein the source/drain epitaxial layer includes a third epitaxial layer on the second epitaxial layer.
20. The semiconductor device of claim 19 , wherein:
the first epitaxial layer includes one or more of SiP, SiAs or SiP:As where an As concentration is higher than a P concentration,
the second epitaxial layer includes SiP having a higher P concentration than the first epitaxial layer, and
the third epitaxial layer includes SiGeP.