IP Library Granted Patent US 11,328,987
Granted Patent B2
US 11,328,987 · App. 16/696,644 · Granted May 10, 2022

Waver-level packaging based module and method for producing the same

Inventors: Ivan Ndip (Berlin, DE); Tanja Braun (Berlin, DE); Klaus-Dieter Lang (Berlin, DE)
Assignee: Fraunhofer-Gesellschaft zur Foerderung der angewandten Forschung e.V.
H01L23/5225H01L23/5227H01L23/66H01L24/32H01L24/48H01Q1/2283H01Q1/521H01L2223/6677H01L2224/73265H01L2924/15311
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,328,987
App. No.
16/696,644
Granted
May 10, 2022
Kind
B2
Abstract

A wafer-level packaging based module includes an antenna board and a chip board. The antenna board includes at least one antenna layer with introduced antenna element and a shielding layer with introduced shielding element in the area of the at least one antenna element opposite to the antenna layer. The chip board includes a contacting layer, a rewiring layer opposite to the contacting layer and the shielding layer having at least one shielding element arranged on the rewiring layer. A chip layer having at least one chip is arranged between the contacting layer and the rewiring layer. Further, the chip layer includes at least one via connecting the contacting layer to the rewiring layer.

Claims (29)

1. Wafer-level packaging based module, comprising:

an antenna board comprising at least one antenna element introduced into an antenna layer and a shielding element introduced in an opposite shielding layer in the area of the at least one antenna element;

a chip board comprising a contacting layer, a rewiring layer opposite to the contacting layer, a shielding layer comprising at least one shielding element arranged on the rewiring layer and a chip layer comprising at least one chip lying between the contacting layer and the rewiring layer, wherein the chip layer comprises at least one via connecting the contacting layer to the rewiring layer;

wherein the chip board and/or the contacting layer comprises an opening for contacting contact elements or a cooling body in the lateral area of the chip on the side of the contacting layer;

wherein the antenna board is connected to the chip board by means of electrically conductive connecting elements on the side of the rewiring layer of the chip board.

2. Wafer-level packaging based module according to claim 1 , wherein the antenna board comprises a via or a transmission channel that projects through the antenna board and the shielding layer of the antenna board and that is electrically coupled to the antenna element.

3. Wafer-level packaging based module according to claim 2 , wherein the following elements are positioned in a laterally flush manner in the area of the chip and/or in the area of the antenna element:

the via or the transmission channel of the antenna board; and/or

the contact element or the transmission channel of the chip board; and/or

the connecting element.

4. Wafer-level packaging based module according to claim 1 , wherein the chip board comprises a contact element or a transmission channel in the rewiring layer that projects through the shielding layer and that is electrically coupled to the chip.

5. Wafer-level packaging based module according to claim 4 , wherein the antenna board comprises at least one via or one transmission channel that projects through the antenna board and the shielding layer and that is electrically coupled to the at least one antenna element; and

wherein the via or the transmission channel of the antenna board is connected to the transmission channel of the chip board by means of a connecting element or connecting channel.

6. Wafer-level packaging based module according to claim 5 , wherein a vertical transmission line is configured by:

the via or the transmission channel of the antenna board; and

the connecting element or the connecting channel.

7. Wafer-level packaging based module according to claim 1 , wherein at least one connecting element connects the following elements:

the shielding element or the shielding layer of the antenna board with

the shielding element or the shielding layer of the chip board.

8. Wafer-level packaging based module according to claim 1 , wherein the connecting element comprises a solder ball and/or a BGA ball.

9. Wafer-level packaging based module according to claim 1 , wherein the antenna board is connected to the chip board such that a cavity is formed between the shielding layer of the antenna board and the shielding layer of the chip board.

10. Wafer-level packaging based module according to claim 1 , wherein the shielding element of the shielding layer of the antenna board is arranged in a laterally flush manner or at least overlapping with the antenna element of the shielding layer of the chip board.

11. Wafer-level packaging based module according to claim 1 , wherein a cooling body is comprised in the lateral area of the opening.

12. Wafer-level packaging based module according to claim 1 , wherein the contacting layer comprises one or several solder balls or BGA balls as contact elements or as cooling body in the lateral area of the opening.

13. Wafer-level packaging based module according to claim 1 , wherein the at least one antenna element is configured to emit electromagnetic radiation via the surface facing away from the chip board and/or laterally with regard to the antenna board.

14. Wafer-level packaging based module according to claim 1 , wherein the antenna board comprises a perforated substrate material in the area of the at least one antenna element.

15. Wafer-level packaging based module according to claim 1 , wherein the shielding layer and the opposite shielding layer are arranged in parallel; and

wherein the opposite shielding layer and the shielding layer are electrically connected, or wherein the shielding element of the opposite shielding layer and the at least one shielding element of the shielding layer are electrically connected; and/or

wherein the shielding layer is arranged within the chip board such that the shielding layer is facing the opposite shielding layer of the antenna board.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 25, 2020
From: NDIP, IVAN; BRAUN, TANJA; LANG, KLAUS-DIETER
To: FRAUNHOFER-GESELLSCHAFT ZUR FOERDERUNG DER ANGEWANDTEN FORSCHUNG E.V.
Reel/Frame 052226/0066 →
Priority Claims (1)
DE 102018220712.7 · Nov 30, 2018 · national
Continuity (1)
Related Publication 20200176376A1 · Jun 4, 2020