IP Library › Granted Patent US 11,335,269
Granted Patent B2
US 11,335,269 · App. 17/043,071 · Granted May 17, 2022

Pixel circuit, display substrate and display apparatus

Inventors: Yipeng Chen (Beijing, CN); Libin Liu (Beijing, CN); Lujiang Huangfu (Beijing, CN)
Assignee: BOE TECHNOLOGY GROUP CO., LTD.
G09G3/3258G09G3/2092G09G3/3291G09G3/3233G09G2320/045
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,335,269
App. No.
17/043,071
Granted
May 17, 2022
Kind
B2
Abstract

The present disclosure provides a pixel circuit including: a driving transistor and a voltage control circuit; wherein in the voltage control circuit, at least one transistor directly coupled to a gate of the driving transistor is an oxide thin film transistor. The disclosure also provides a display substrate and a display apparatus.

Claims (28)

1. A pixel circuit, comprising: a driving transistor and a voltage control circuit; wherein

in the voltage control circuit, at least one transistor directly coupled to a gate of the driving transistor is an oxide thin film transistor;

a first electrode of the driving transistor is coupled to a first power supply terminal, a second electrode of the driving transistor is coupled to a first terminal of a light emitting device, and a gate of the driving transistor is coupled to the voltage control circuit;

the voltage control circuit is at least coupled to a gate line and a data line, and is configured to write an electric signal into the gate of the driving transistor to control a gate voltage of the driving transistor; and

the voltage control circuit comprises: a first transistor, a second transistor, a third transistor, a fourth transistor, a fifth transistor, a sixth transistor and a second capacitor;

the second electrode of the driving transistor is coupled to the first terminal of the light emitting device through the sixth transistor;

a control electrode of the first transistor is coupled to a second control signal line, a first electrode of the first transistor is coupled to a second power supply terminal, and a second electrode of the first transistor is coupled to the gate of the driving transistor;

a control electrode of the second transistor is coupled to a third control signal line, a first electrode of the second transistor is coupled to the second electrode of the driving transistor, and a second electrode of the second transistor is coupled to the gate of the driving transistor;

a control electrode of the third transistor is coupled to the gate line, a first electrode of the third transistor is coupled to the data line, and a second electrode of the third transistor is coupled to a first terminal of the second capacitor;

a control electrode of the fourth transistor is coupled to a first control signal line, a first electrode of the fourth transistor is coupled to the second power supply terminal, and a second electrode of the fourth transistor is coupled to the first terminal of the second capacitor;

a control electrode of the fifth transistor is coupled to a fourth control signal line, a first electrode of the fifth transistor is coupled to the second power supply terminal, and a second electrode of the fifth transistor is coupled to the first terminal of the second capacitor;

a control electrode of the sixth transistor is coupled to the fourth control signal line, a first electrode of the sixth transistor is coupled to the second electrode of the driving transistor, and a second electrode of the sixth transistor is coupled to the first terminal of the light emitting device;

a second terminal of the second capacitor is coupled to the gate of the driving transistor; and

at least one of the first transistor and the second transistor is the oxide thin film transistor.

2. The pixel circuit of claim 1 , further comprising: a seventh transistor; wherein

a control electrode of the seventh transistor is coupled to the first control signal line, a first electrode of the seventh transistor is coupled to the second power terminal, and a second electrode of the seventh transistor is coupled to the first terminal of the light emitting device.

3. The pixel circuit of claim 2 , further comprising: an eighth transistor; wherein

a control electrode of the eighth transistor is coupled to the gate line, a first electrode of the eighth transistor is floating, and a second electrode of the eighth transistor is coupled to the gate of the driving transistor.

4. The pixel circuit of claim 1 , further comprising: an eighth transistor; wherein

a control electrode of the eighth transistor is coupled to the gate line, a first electrode of the eighth transistor is floating, and a second electrode of the eighth transistor is coupled to the gate of the driving transistor.

5. The pixel circuit of claim 1 , wherein a material of an active layer of the oxide thin film transistor comprises indium gallium zinc oxide.

6. A display substrate, comprising: the pixel circuit of claim 1 .

7. A display apparatus, comprising: the display substrate of claim 6 .

8. The display substrate of claim 6 , further comprising: a seventh transistor; wherein

a control electrode of the seventh transistor is coupled to the first control signal line, a first electrode of the seventh transistor is coupled to the second power terminal, and a second electrode of the seventh transistor is coupled to the first terminal of the light emitting device.

9. The display substrate of claim 6 , further comprising: an eighth transistor; wherein

a control electrode of the eighth transistor is coupled to the gate line, a first electrode of the eighth transistor is floating, and a second electrode of the eighth transistor is coupled to the gate of the driving transistor.

10. The display substrate of claim 6 , wherein a material of an active layer of the oxide thin film transistor comprises indium gallium zinc oxide.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 29, 2020
From: CHEN, YIPENG; LIU, LIBIN; HUANGFU, LUJIANG
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 053914/0216 →
Priority Claims (1)
CN 201910156069.6 · Mar 1, 2019 · national
Continuity (1)
Related Publication 20210020108A1 · Jan 21, 2021
Cited By (1)
US 12,389,773