IP Library › Granted Patent US 11,335,555
Granted Patent B2
US 11,335,555 · App. 17/045,323 · Granted May 17, 2022

Methods for conformal doping of three dimensional structures

Inventors: Rui Cheng (Santa Clara, CA); Yi Yang (San Jose, CA); Karthik Janakiraman (San Jose, CA)
Assignee: APPLIED MATERIALS, INC.
H01L21/0262H01L21/02208H01L21/02362H01L21/2254H01L21/285H01L21/324
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,335,555
App. No.
17/045,323
Granted
May 17, 2022
Kind
B2
Abstract

Methods of conformally doping three dimensional structures are discussed. Some embodiments utilize conformal silicon films deposited on the structures. The silicon films are doped after deposition to comprise halogen atoms. The structures are then annealed to dope the structures with halogen atoms from the doped silicon films.

Claims (32)

1. A substrate processing method comprising:

depositing a conformal silicon film on a three dimensional structure formed on a substrate;

exposing the silicon film to a metal halide to form a capping layer comprising metal and halogen atoms;

annealing the capping layer to diffuse halogen atoms from the capping layer and dope the three dimensional structure with the halogen atoms of the capping layer; and

removing the capping layer.

2. The method of claim 1 , wherein the three dimensional structure comprises a FinFET structure.

3. The method of claim 1 , wherein the three dimensional structure comprises a layered stack, the layered stack comprising a dielectric layer, a high-k layer and a nitride layer.

4. The method of claim 3 , wherein the dielectric layer comprises silicon and oxygen.

5. The method of claim 3 , wherein the high-k layer comprises Hf and O.

6. The method of claim 3 , wherein the nitride layer comprises one or more of TiN, TiSiN, TaN, or TaSiN.

7. The method of claim 1 , wherein depositing the silicon film comprises exposing the substrate to a silicon precursor, the silicon precursor comprising at least one species with a general formula of Si x H y , where x is an integer from 1 to 4 and y is 2x+2.

8. The method of claim 7 , wherein the substrate is maintained at a temperature in a range of 400° C. to 550° C.

9. The method of claim 1 , further comprising annealing the substrate after depositing the silicon film.

10. The method of claim 9 , wherein the silicon film is annealed at a temperature in a range of 500° C. to 1000° C. for a period in a range of 1 ms to 10 s.

11. The method of claim 1 , wherein the metal halide comprises W.

12. The method of claim 1 , wherein the metal halide comprises one or more of F or Cl.

13. The method of claim 1 , wherein the metal halide consists essentially of WF 6 .

14. The method of claim 1 , wherein the substrate is maintained at a temperature of 100° C. to 500° C. while the substrate is exposed to the metal halide.

15. The method of claim 1 , wherein the capping layer further comprises silicon.

16. The method of claim 1 , wherein the substrate is maintained at a temperature of 200° C. to 1000° C. while the substrate is annealed to diffuse halogen atoms below the capping layer.

17. The method of claim 1 , wherein the capping layer is removed by an etch process.

18. A substrate processing method comprising:

depositing a conformal silicon film on a FinFET structure formed on a substrate, the FinFET structure comprising a layered stack with at least an interlayer dielectric layer, a high-k layer and a nitride layer;

exposing the silicon film to WF 6 to form a capping layer comprising tungsten and fluorine atoms;

annealing the capping layer to diffuse fluorine atoms from the capping layer into the high-k layer doping the high-k layer with an atomic percent of fluorine atoms in a range of greater than 0 to less than or equal to 25; and

removing the capping layer.

19. The method of claim 18 , wherein removing the capping layer comprises removing the capping layer and a portion of the nitride layer and reforming the nitride layer.

20. A substrate processing method comprising:

depositing a conformal silicon film on a FinFET structure formed on a substrate by exposing the substrate to a silicon precursor, the silicon precursor comprising at least one species with a general formula of Si x H y , where x is an integer 1 to 4 and y is 2x+2, the FinFET structure comprising a layered stack with at least an interlayer dielectric layer comprising SiO, a high-k layer comprising HfO and a nitride layer comprising TiN;

exposing the silicon film to WF 6 to form a capping layer comprising tungsten and fluorine atoms;

annealing the capping layer at a temperature in a range of 200° C. to 1000° C. to diffuse fluorine atoms from the capping layer into the high-k layer doping the high-k layer with an atomic percentage of fluorine atoms in a range of greater than 0 to less than or equal to 25; and

removing the capping layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 25, 2020
From: CHENG, RUI; YANG, YI; JANAKIRAMAN, KARTHIK
To: APPLIED MATERIALS, INC.
Reel/Frame 054469/0071 →
Continuity (2)
Provisional Application 62653925 · Apr 6, 2018
Related Publication 20210175070A1 · Jun 10, 2021