IP Library › Granted Patent US 11,374,773
Granted Patent B2
US 11,374,773 · App. 16/832,229 · Granted Jun 28, 2022

Tamper-protected hardware and method for using same

Inventor: Heinz Kreft (Kiel, DE)
H04L9/3278G06F21/335G06F21/45G06F21/57G06F21/71G06F21/73G06Q20/223G06Q20/3821G06Q20/3825G09C1/00H04L9/0643H04L9/0861H04L9/14H04L9/30H04L9/3239H04L9/3247H04L9/3263H04L9/3268H04L63/0428H04L63/0442H04L63/0823H04L2209/56
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,374,773
App. No.
16/832,229
Granted
Jun 28, 2022
Kind
B2
Abstract

One of the various aspects of the invention is related to suggesting various techniques for improving the tamper-resistibility of hardware. The tamper-resistant hardware may be advantageously used in a transaction system that provides the off-line transaction protocol. Amongst these techniques for improving the tamper-resistibility are trusted bootstrapping by means of secure software entity modules, a new use of hardware providing a Physical Unclonable Function, and the use of a configuration fingerprint of a FPGA used within the tamper-resistant hardware.

Claims (17)

1. A method for manufacturing a tamper-protected semiconductor module comprising steps:

providing a hardware module comprising one or more emitters for emitting a predetermined excitation that can be measured as a physical measurand, and one or more sensors for sensing the back-scatter of the excitation in form of the physical measurand in a contactless and/or contact-based manner, and housing the hardware module in a cocoon to obtain the tamper-protected semiconductor module, wherein the cocoon influences the back-scatter of the excitation sensed by the sensors in a way unique to the tamper-protected semiconductor module.

2. The method according to claim 1 , wherein the step housing comprises:

enclosing the hardware module in a potting material, and encapsulating the hardware module enclosed by the potting material with a shielding to prevent interference with the predetermined excitation from the outside of the tamper-protected semiconductor module.

3. The method according to claim 2 , further comprising the step of producing the shielding is using one or more of the following technical processes for producing different layers of shielding material on the inside and/or outside of the cocoon surface:

sintering one or more shielding materials,

sputtering one or more shielding materials, —spraying, spritzing or bubbling one or more shielding materials,

coating and/or plating one or more shielding materials,

immersing in one or more baths of fluids comprising the shielding material,

evaporating one or more shielding materials,

electroless plating one or more shielding materials, and

electrolysis using one or more same shielding materials.

4. The method according to claim 1 , performing a thermal treatment of the shielding.

5. The method according to claim 1 , wherein the potting material comprises conductive material or a conduction material mixture that is influencing the back-scatter of the excitation to be sensed by the sensors provided on the hardware module, and the method further comprises the step of providing a passivation to the hardware module.

6. A tamper-protected semiconductor module manufactured by a method comprising steps:

providing a hardware module comprising one or more emitters for emitting a predetermined excitation that can be measured as a physical measurand, and one or more sensors for sensing the back-scatter of the excitation in form of the physical measurand in a contactless and/or contact-based manner, and

housing the hardware module in a cocoon to obtain the tamper-protected semiconductor module, wherein the cocoon influences the back-scatter of the excitation sensed by the sensors in a way unique to the tamper-protected semiconductor module.

Priority Claims (1)
WO PCT/EP2011/001219 · Mar 11, 2011 · international
Continuity (5)
Continuation 16233985 · Dec 27, 2018
Continuation 15241360 · Aug 19, 2016
Continuation 14624180 · Feb 17, 2015
Continuation 14004651
Related Publication 20200228351A1 · Jul 16, 2020
Cited By (1)
US 12,608,479