IP Library › Granted Patent US 11,411,065
Granted Patent B2
US 11,411,065 · App. 16/940,904 · Granted Aug 9, 2022

Display device including symmetrically disposed transistors

Inventors: Kang Moon Jo (Hwaseong-si, KR); Young Wan Seo (Suwon-si, KR); Chong Chul Chai (Seoul, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L27/3276H01L27/3262H01L27/3265G09G3/32G09G2300/0426G09G2320/0233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,411,065
App. No.
16/940,904
Granted
Aug 9, 2022
Kind
B2
Abstract

A display device includes a first pixel including a first transistor, a second transistor, and a third transistor, a second pixel disposed adjacent to the first pixel in a first direction, and including a first transistor, a second transistor, and a third transistor, and an initialization voltage line disposed between the first pixel and the second pixel, and extending in a second direction crossing the first direction. The second transistor of the first pixel and the second transistor of the second pixel are connected to the initialization voltage line. The first, second, and third transistors of the first pixel and the first, second, and third transistors of the second pixel are symmetrical with respect to the initialization voltage line.

Claims (37)

1. A display device, comprising:

a first pixel comprising a first transistor, a second transistor, and a third transistor;

a second pixel disposed adjacent to the first pixel in a first direction, and comprising a first transistor, a second transistor, and a third transistor; and

an initialization voltage line disposed between the first pixel and the second pixel, and extending in a second direction crossing the first direction,

wherein the second transistor of the first pixel and the second transistor of the second pixel are connected to the initialization voltage line,

the first, second, and third transistors of the first pixel and the first, second, and third transistors of the second pixel are symmetrical with respect to the initialization voltage line, and

the second transistor of the first pixel and the second transistor of the second pixel share a source electrode.

2. The display device of claim 1 , wherein the initialization voltage line overlaps the source electrode and is connected to the source electrode.

3. The display device of claim 1 , further comprising:

a data line that extends in the second direction across the first pixel;

an insulation layer disposed on the data line; and

a capacitor electrode that overlaps the data line,

wherein the initialization voltage line and the capacitor electrode are disposed on and in contact with the insulation layer.

4. The display device of claim 3 , wherein the capacitor electrode is connected to a drain electrode of the first transistor of the first pixel.

5. The display device of claim 4 , further comprising:

a driving voltage line that extends in the second direction,

wherein the capacitor electrode is disposed between the initialization voltage line and the driving voltage line.

6. The display device of claim 1 , wherein a source electrode, a channel region, and a drain electrode of the second transistor of the first pixel and a source electrode, a channel region, and a drain electrode of the second transistor of the second pixel form a “T” shape.

7. A display device comprising:

a first pixel comprising a first transistor, a second transistor, and a third transistor;

a second pixel disposed adjacent to the first pixel in a first direction, and comprising a first transistor, a second transistor, and a third transistor;

an initialization voltage line disposed between the first pixel and the second pixel, and extending in a second direction crossing the first direction,

wherein the second transistor of the first pixel and the second transistor of the second pixel are connected to the initialization voltage line, and

the first, second, and third transistors of the first pixel and the first, second, and third transistors of the second pixel are symmetrical with respect to the initialization voltage line; and

another initialization voltage line that extends in the first direction across the first pixel and the second pixel,

wherein the another initialization voltage line is connected to the initialization voltage line, and the another initialization voltage line comprises a capacitor electrode that overlaps a gate electrode of the first transistor of the first pixel.

8. The display device of claim 7 , further comprising:

a scan line connected to a gate electrode of the second transistor of the first pixel and a gate electrode of the second transistor of the second pixel, and extending in the first direction; and

an insulation layer disposed between the scan line and the gate electrode of the first transistor of the first pixel,

wherein the scan line and the another initialization voltage line are disposed on and in contact with the insulation layer.

9. A display device comprising:

a first pixel comprising a first transistor, a second transistor, and a third transistor;

a second pixel disposed adjacent to the first pixel in a first direction, and comprising a first transistor, a second transistor, and a third transistor; and

an initialization voltage line disposed between the first pixel and the second pixel, and extending in a second direction crossing the first direction,

wherein the second transistor of the first pixel and the second transistor of the second pixel are connected to the initialization voltage line,

the first, second, and third transistors of the first pixel and the first, second, and third transistors of the second pixel are symmetrical with respect to the initialization voltage line, and

in each of the first pixel and the second pixel, a drain electrode of the first transistor is connected to a drain electrode of the second transistor and a drain electrode of the third transistor, and a gate electrode of the first transistor is connected to a source electrode of the third transistor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 28, 2020
From: JO, KANG MOON; SEO, YOUNG WAN; CHAI, CHONG CHUL
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 053330/0243 →
Priority Claims (1)
KR 10-2019-0101155 · Aug 19, 2019 · national
Continuity (1)
Related Publication 20210057506A1 · Feb 25, 2021
Cited By (1)
US 12,419,170