IP Library › Granted Patent US 11,417,773
Granted Patent B2
US 11,417,773 · App. 17/049,042 · Granted Aug 16, 2022

Semiconductor device and method for manufacturing semiconductor device

Inventors: Shunpei Yamazaki (Tokyo, JP); Erika Takahashi (Kanagawa, JP); Hiroaki Honda (Kanagawa, JP); Kentaro Sugaya (Kanagawa, JP); Shinya Sasagawa (Kanagawa, JP)
Assignee: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
H01L29/7869H01L21/02554H01L29/045H01L29/24H01L29/66742
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,417,773
App. No.
17/049,042
Granted
Aug 16, 2022
Kind
B2
Abstract

A semiconductor device with favorable reliability is provided. The semiconductor device includes a first oxide, a second oxide, a first conductor, a second conductor, a third conductor, a first insulator, and a second insulator. The first conductor is provided in contact with a top surface of the first oxide. The second conductor is provided in contact with the top surface of the first oxide. The first insulator is provided over the first conductor and the second conductor. The second oxide is provided in contact with the top surface of the first oxide. The second insulator is provided over the second oxide. The third conductor is provided over the second insulator. The first insulator has a function of inhibiting diffusion of oxygen. The first oxide includes indium, an element M (M is gallium, yttrium, or tin), and zinc. The first oxide includes a first region overlapping with the third conductor. A region of the first region in contact with the second oxide includes a region in which an atomic ratio of aluminum (Al) to the element M is less than 0.1.

Claims (75)

1. A semiconductor device comprising:

a fourth conductor functioning as a bottom gate electrode;

a fifth insulator over the fourth conductor;

a third insulator over the fifth insulator;

a third oxide over the third insulator;

a first oxide over the third oxide, the first oxide comprising a channel formation region;

a first conductor over and in contact with a top surface of the first oxide, the first conductor functioning as one of a source electrode and a drain electrode;

a second conductor over and in contact with the top surface of the first oxide, the second conductor functioning as the other of the source electrode and the drain electrode;

a first insulator over the first conductor and the second conductor;

a second oxide in contact with the top surface of the first oxide;

a second insulator over the second oxide, the second insulator functioning as a gate insulator;

a third conductor over the second insulator, the third conductor functioning as a gate electrode; and

a fourth insulator over the first insulator,

wherein the second oxide, the second insulator, the third conductor are positioned inside an opening in the first insulator and an opening in the fourth insulator,

wherein the first insulator comprises aluminum,

wherein the first oxide comprises indium, an element M, and zinc,

wherein the element M is gallium, yttrium, or tin,

wherein the first oxide comprises a first region overlapping with the third conductor, and

wherein the first region comprises a region in which an atomic ratio of aluminum to the element M is less than 0.1.

2. The semiconductor device according to claim 1 ,

wherein the first oxide further comprises:

a second region in contact with the first conductor; and

a third region in contact with the second conductor,

wherein a thickness of the first oxide in the first region is smaller than a thickness of the first oxide in the second region, and

wherein a thickness of the first oxide in the first region is smaller than a thickness of the first oxide in the third region.

3. The semiconductor device according to claim 1 ,

wherein each of the first oxide and the second oxide comprises a c-axis aligned crystal.

4. The semiconductor device according to claim 1 ,

wherein the first region comprises a first end portion, a second end portion, and a top end portion between the first end portion and the second end portion, and

wherein an atomic ratio of aluminum to the element M in the top end portion is smaller than an atomic ratio of aluminum to the element M in each of the first end portion and the second end portion.

5. A semiconductor device comprising:

a first oxide comprising a channel formation region;

a first conductor over and in contact with a top surface of the first oxide, the first conductor functioning as one of a source electrode and a drain electrode;

a second conductor over and in contact with the top surface of the first oxide, the second conductor functioning as the other of the source electrode and the drain electrode;

a first insulator over the first conductor and the second conductor;

a second oxide in contact with the top surface of the first oxide;

a second insulator over the second oxide, the second insulator functioning as a gate insulator; and

a third conductor over the second insulator, the third conductor functioning as a gate electrode,

wherein the first insulator comprises aluminum,

wherein the first oxide comprises indium, an element M, and zinc,

wherein the element M is gallium, yttrium, or tin,

wherein the first oxide comprises a first region overlapping with the third conductor, and

wherein the first region comprises a region in which an atomic ratio of aluminum to the element M is less than 0.1.

6. The semiconductor device according to claim 5 ,

wherein the first oxide further comprises:

a second region in contact with the first conductor; and

a third region in contact with the second conductor,

wherein a thickness of the first oxide in the first region is smaller than a thickness of the first oxide in the second region, and

wherein a thickness of the first oxide in the first region is smaller than a thickness of the first oxide in the third region.

7. The semiconductor device according to claim 5 , wherein each of the first oxide and the second oxide comprises a c-axis aligned crystal.

8. The semiconductor device according to claim 5 ,

wherein the first region comprises a first end portion, a second end portion, and a top end portion between the first end portion and the second end portion, and

wherein an atomic ratio of aluminum to the element M in the top end portion is smaller than an atomic ratio of aluminum to the element M in each of the first end portion and the second end portion.

9. A fabrication method of a semiconductor device comprising a first oxide, a second oxide, a third oxide, a first conductor, a second conductor, a third conductor, a first insulator, a second insulator, a third insulator, and a fourth insulator, comprising:

forming the third insulator;

forming the third oxide over the third insulator;

forming the first oxide over the third oxide;

forming a conductive film over the first oxide;

forming the first insulator over the third insulator and the conductive film;

forming the fourth insulator over the first insulator;

forming an opening from which the first oxide is exposed in the fourth insulator, the first insulator, and the conductive film, so that the first conductor and the second conductor are formed;

removing part of the exposed first oxide;

forming the second oxide over the first oxide and the fourth insulator;

forming the second insulator over the second oxide;

forming the third conductor over the second insulator; and

removing part of the second oxide, the second insulator, and the third conductor to expose part of the fourth insulator,

wherein the first insulator comprises aluminum,

wherein the first oxide comprises indium, an element M, and zinc, and

wherein the element M is gallium, yttrium, or tin.

10. The fabrication method of the semiconductor device according to claim 9 ,

wherein the first oxide comprises a region in which an atomic ratio of aluminum to the element M is less than 0.1.

11. The fabrication method of the semiconductor device according to claim 9 ,

wherein the step of removing part of the exposed first oxide is performed by diluted ammonia water.

12. The fabrication method of the semiconductor device according to claim 11 ,

wherein an ammonia concentration of the diluted ammonia water is greater than or equal to 0.1% and less than or equal to 0.5%.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2020
From: YAMAZAKI, SHUNPEI; TAKAHASHI, ERIKA; HONDA, HIROAKI; SUGAYA, KENTARO; SASAGAWA, SHINYA
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 054102/0501 →
Priority Claims (1)
JP JP2018-100621 · May 25, 2018 · national
Continuity (1)
Related Publication 20210242345A1 · Aug 5, 2021
Cited By (1)
US 12,690,233