IP Library › Granted Patent US 11,418,794
Granted Patent B2
US 11,418,794 · App. 17/406,359 · Granted Aug 16, 2022

Restrictions on motion vector difference

Inventors: Zhipin Deng (Beijing, CN); Li Zhang (San Diego, CA); Hongbin Liu (Beijing, CN)
Assignees: BEIJING BYTEDANCE NETWORK TECHNOLOGY CO., LTD.; BYTEDANCE INC.
H04N19/139H04N19/105H04N19/109H04N19/176H04N19/184H04N19/52
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,418,794
App. No.
17/406,359
Filed
Aug 19, 2021
Granted
Aug 16, 2022
Kind
B2
Art Unit
2423
USPC
375/240.16
Abstract

Restrictions on motion vector difference are disclosed. In one example method of video processing, determining, for a conversion between a first block of video and a bitstream representation of the first block, a range of motion vector difference (MVD) component associated with the first block, wherein the range of MVD component is [−2 M , 2 M −1], where M=17; constraining value of the MVD component to be in the range of MVD component; and performing the conversion based on the constrained MVD component.

Claims (42)

1. A method of processing video data, comprising:

determining, for a conversion between a first block of a video and a bitstream of the video, a motion vector (MV) component and a motion vector difference (MVD) component associated with the first block; and

performing the conversion based on a constrained MVD component,

wherein a range of the MV component associated with the first block is [−2 M , 2 M −1], where M=K+L, in which K denotes the number of bits used to represent an integer part of the MV component, and L denotes the number of bits used to represent a fractional part of the MV component, wherein the MV component is represented in ½ L -luma-sample precision,

wherein a value of the MVD component is constrained to be in a range of MVD component, wherein the range of MVD component is [−2 M , 2 M −1], and

wherein M=17, K and L are positive integers.

2. The method of claim 1 , wherein the range is adapted to an allowable MVD precision and/or allowable motion vector (MV) precision of a codec.

3. The method of claim 2 , wherein the allowable MVD precision and/or allowable motion vector (MV) precision is 1/16-luma-sample precision.

4. The method of claim 1 , wherein when there are multiple allowable MVD precisions and/or MV precisions in the codec, the range of MVD component is adapted to a finest precision of the multiple allowable MVD precisions and/or MV precisions.

5. The method of claim 4 , wherein when the multiple allowable MVD precisions and/or MV precisions include 1/16-luma-sample, ¼-luma-sample and 1-luma-sample, the range of MVD component is adapted to the 1/16-luma-sample precision.

6. The method of claim 5 , wherein the first block is applied with a first coding mode in which a motion information is derived based on a motion vector candidate list and a scaled MVD, and

wherein the scaled MVD is generating by bit-shifting the MVD, and the motion vector candidate list includes inherited candidates derived from neighboring blocks coded with first coding mode, constructed candidates and candidates with zero MVs.

7. The method of claim 1 , wherein K further denotes the number of bits used to represent an integer part of the MVD component, and L further denotes the number of bits used to represent a fractional part of the MVD component, wherein the MVD component is represented in ½ L -luma-sample precision.

8. The method of claim 7 , wherein K=13, and L=4.

9. The method of claim 1 , wherein the MVD component is a signaled MVD component coded in a bitstream, or a converted MVD component associated with to a certain precision through an internal shifting operation in decoding process.

10. The method of claim 1 , wherein the MVD component includes a horizontal MVD component and a vertical MVD component, and the horizontal MVD component and the vertical MVD component have the same range.

11. The method of claim 1 , wherein the MVD component is represented by integral bits, fractional bits, and a sign bit.

12. The method of claim 1 , wherein the range of an MV associated with the first block is same as the range of MVD component.

13. The method of claim 1 , wherein the conversion includes decoding the first block from the bitstream.

14. The method of claim 1 , wherein the conversion includes encoding the first block into the bitstream.

15. An apparatus for processing video data comprising a processor and a non-transitory memory with instructions thereon, wherein the instructions upon execution by the processor, cause the processor to:

determine, for a conversion between a first block of a video and a bitstream of the video, a motion vector (MV) component and a motion vector difference (MVD) component associated with the first block; and

perform the conversion based on a constrained MVD component,

wherein a range of the MV component associated with the first block is [−2 M , 2 M −1], where M=K+L, in which K denotes the number of bits used to represent an integer part of the MV component, and L denotes the number of bits used to represent a fractional part of the MV component, wherein the MV component is represented in ½ L -luma-sample precision,

wherein a value of the MVD component is constrained to be in a range of MVD component, wherein the range of MVD component is [−2 M , 2 M −1], and

wherein M=17, K and L are positive integers.

16. The apparatus of claim 15 , wherein the range is adapted to an allowable MVD precision and/or allowable motion vector (MV) precision of a codec.

17. The apparatus of claim 16 , wherein the allowable MVD precision and/or allowable motion vector (MV) precision is 1/16-luma-sample precision.

18. The apparatus of claim 15 , wherein when there are multiple allowable MVD precisions and/or MV precisions in the codec, the range of MVD component is adapted to a finest precision of the multiple allowable MVD precisions and/or MV precisions.

19. A non-transitory computer-readable storage medium storing instructions that cause a processor to:

determine, for a conversion between a first block of a video and a bitstream of the video, a motion vector (MV) component and a motion vector difference (MVD) component associated with the first block; and

perform the conversion based on a constrained MVD component,

wherein a range of the MV component associated with the first block is [−2 M , 2 M −1], where M=K+L, in which K denotes the number of bits used to represent an integer part of the MV component, and L denotes the number of bits used to represent a fractional part of the MV component, wherein the MV component is represented in ½ L -luma-sample precision,

wherein a value of the MVD component is constrained to be in a range of MVD component, wherein the range of MVD component is [−2 M , 2 M −1], and

wherein M=17, K and L are positive integers.

20. A method for storing a bitstream of a video, comprising:

determining, a first block of the video, a motion vector (MV) component and a motion vector difference (MVD) component associated with the first block;

generating the bitstream based on a constrained MVD component; and

storing the bitstream in a non transitory computer readable recording medium,

wherein a range of the MV component associated with the first block is [−2 M , 2 M −1], where M=K+L, in which K denotes the number of bits used to represent an integer part of the MV component, and L denotes the number of bits used to represent a fractional part of the MV component, wherein the MV component is represented in ½ L -luma-sample precision,

wherein a value of the MVD component is constrained to be in a range of MVD component, wherein the range of MVD component is [−2 M , 2 M −1], and

wherein M=17, K and L are positive integers.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2021
From: ZHANG, LI
To: BYTEDANCE INC.
Reel/Frame 057234/0308 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2021
From: DENG, ZHIPIN; LIU, HONGBIN
To: BEIJING BYTEDANCE NETWORK TECHNOLOGY CO., LTD.
Reel/Frame 057234/0357 →
Priority Claims (1)
WO PCT/CN2019/084228 · Apr 25, 2019 · international
Continuity (2)
Continuation PCTCN2020087068 · Apr 26, 2020
Related Publication 20210385462A1 · Dec 9, 2021
Cited By (1)
US 12,192,473