IP Library › Granted Patent US 11,475,834
Granted Patent B2
US 11,475,834 · App. 17/179,453 · Granted Oct 18, 2022

Pixel circuit and method of driving the same

Inventor: Il-Hun Jeong (Yongin-si, KR)
G09G3/3233G09G3/3266G09G3/3291G09G2300/0819G09G2300/0842G09G2300/0852G09G2300/0861G09G2310/0243G09G2310/08G09G2320/0233G09G2320/0238G09G2330/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,475,834
App. No.
17/179,453
Granted
Oct 18, 2022
Kind
B2
Abstract

A pixel circuit comprises a light emission element; a driving transistor including a first electrode connected to the first node, a second electrode connected to a second node, and a gate electrode connected to a third node; a first transistor including a first electrode receiving a third voltage, a second electrode connected to the first node, and a gate electrode receiving a second light emission control signal; a first transistor including a first electrode connected to a first line transferring a first power voltage, a second electrode connected to the second node, and a gate electrode receiving a first light emission control signal; a first storage capacitor connected between the third node and a fourth node; and a switching transistor including a first electrode connected to a data line, a second electrode connected to the fourth node, and a gate electrode receiving a scan signal.

Claims (49)

1. A pixel circuit comprising:

a light emission element;

a driving transistor including a first electrode electrically coupled to the light emission element, a second electrode, and a gate electrode;

a first transistor including a first electrode, a second electrode, and a gate electrode which receives a fourth signal, one of the first electrode and the second electrode of the first transistor electrically coupled to the first electrode of the driving transistor;

a second transistor including a first electrode electrically coupled to a line transferring a power voltage, a second electrode electrically coupled to the second electrode of the driving transistor, and a gate electrode which receives a first signal;

a third transistor including a first electrode electrically coupled to the second electrode of the driving transistor, a second electrode electrically coupled to the gate electrode of the driving transistor, and a gate electrode which receives a second signal;

a storage capacitor including a first electrode and a second electrode, one of the first electrode and the second electrode of the storage capacitor electrically coupled to the gate electrode of the driving transistor; and

a switching transistor including a first electrode, a second electrode, and a gate electrode which receives a third signal, one of the first electrode and the second electrode of the switching transistor electrically coupled to a data line.

2. The pixel circuit of claim 1 , wherein at least one of the driving transistor, the second transistor, the third transistor, and the switch transistor is an N-channel metal oxide semiconductor (NMOS) transistor.

3. The pixel circuit of claim 1 , wherein the second transistor is turned on in a first period and in a fourth period and is turned off in a second period and in a third period in response to the first signal,

wherein the first period is to initialize a voltage at the first electrode of the storage capacitor and the gate electrode of the driving transistor,

wherein the second period is to compensate a threshold voltage of the driving transistor,

wherein the third period is to receive a data signal,

wherein the fourth period is for the light emission element to emit a light, and

wherein the first through fourth periods are included in an operation period and are different from each other.

4. The pixel circuit of claim 3 , wherein the first transistor is turned on in the first period, in the second period, and in the third period and is turned off in the fourth period in response to the fourth signal.

5. The pixel circuit of claim 4 , wherein the third transistor is turned on in the first period and in the second period and is turned off in the third period and in the fourth period in response to the second signal.

6. The pixel circuit of claim 5 , wherein the switching transistor transfers the data signal in response to the third signal such that the data signal is stored in the storage capacitor.

7. The pixel circuit of claim 6 , wherein the storage capacitor further stores the threshold voltage of the driving transistor in the second period.

8. The pixel circuit of claim 5 , wherein the switching transistor is turned on in the third period in response to the third signal.

9. The pixel circuit of claim 1 , wherein the second electrode of the storage capacitor is electrically coupled to the light emission element through an additional capacitor, and

wherein the second electrode of the switching transistor is electrically coupled to the first electrode of the driving transistor through the additional capacitor.

10. The pixel circuit of claim 1 , wherein the first electrode of the first transistor receives a third voltage, and the second electrode of the first transistor is electrically coupled to the first electrode of the driving transistor.

11. The pixel circuit of claim 10 , wherein the third voltage is equal to or lower than a threshold voltage of the light emission element.

12. The pixel circuit of claim 1 , wherein the fourth signal, the second signal and the third signal respectively received by the first transistor, the third transistor and the switching transistor are different from each other.

13. A pixel circuit comprising:

a light emission element;

a driving transistor including a first electrode electrically coupled to the light emission element, a second electrode, and a gate electrode;

a first transistor including a first electrode, a second electrode, and a gate electrode which receives a fourth signal, one of the first electrode and the second electrode of the first transistor electrically coupled to the first electrode of the driving transistor;

a second transistor including a first electrode electrically coupled to a line transferring a power voltage, a second electrode electrically coupled to the second electrode of the driving transistor, and a gate electrode which receives a first signal;

a third transistor including a first electrode electrically coupled to the second electrode of the driving transistor, a second electrode electrically coupled to the gate electrode of the driving transistor, and a gate electrode which receives a second signal; and

a storage capacitor including a first electrode and a second electrode, one of the first electrode and the second electrode of the storage capacitor electrically coupled to the gate electrode of the driving transistor.

14. The pixel circuit of claim 13 , further comprising:

a switching transistor including a first electrode, a second electrode, and a gate electrode which receives a third signal, one of the first electrode and the second electrode of the switching transistor electrically coupled to a data line,

wherein the second electrode of the driving transistor is electrically coupled to the line transferring the power voltage through the second transistor.

15. The pixel circuit of claim 14 , wherein the second transistor is turned on in a first period and in a fourth period and is turned off in a second period and in a third period in response to the first signal,

wherein the first period is to initialize a voltage at the first electrode of the storage capacitor and the gate electrode of the driving transistor,

wherein the second period is to compensate a threshold voltage of the driving transistor,

wherein the third period is to receive a data signal,

wherein the fourth period is for the light emission element to emit a light, and

wherein the first through fourth periods are included in an operation period and are different from each other.

16. The pixel circuit of claim 15 , wherein the first transistor is turned on in the first period, in the second period, and in the third period and is turned off in the fourth period in response to the fourth signal.

17. The pixel circuit of claim 16 , wherein the third transistor is turned on in the first period and in the second period and is turned off in the third period and in the fourth period in response to the compensation control signal.

18. The pixel circuit of claim 13 , further comprising:

a fifth transistor including a gate electrode which receives a first signal,

wherein the second electrode of the storage capacitor is electrically coupled to the light emission element through the fifth transistor, and

wherein the second electrode of the switching transistor is electrically coupled to the first electrode of the driving transistor through the fifth transistor.

19. The pixel circuit of claim 13 , wherein the first electrode of the first transistor receives a third voltage, and the second electrode of the first transistor electrically coupled to the first electrode of the driving transistor.

20. The pixel circuit of claim 13 , wherein the fourth signal and the second signal respectively received by the first transistor and the third transistor are different from each other.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 19, 2021
From: JEONG, IL-HUN
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 055341/0064 →
Priority Claims (1)
KR 10-2016-0045885 · Apr 15, 2016 · national
Continuity (4)
Continuation 16589274 · Oct 1, 2019
Continuation 16254318 · Jan 22, 2019
Continuation 15461808 · Mar 17, 2017
Related Publication 20210174741A1 · Jun 10, 2021