IP Library › Granted Patent US 11,488,882
Granted Patent B2
US 11,488,882 · App. 16/989,047 · Granted Nov 1, 2022

Die-on-interposer assembly with dam structure and method of manufacturing the same

Inventors: Chih-Wei Wu (Hsinchu, TW); Szu-Wei Lu (Hsinchu, TW); Jing-Cheng Lin (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
H01L23/3157H01L21/283H01L21/3205H01L21/3213H01L21/34H01L21/486H01L21/4853H01L21/56H01L21/561H01L21/76898H01L21/78H01L23/10H01L23/147H01L23/16H01L23/28H01L23/31H01L23/4334H01L23/481H01L23/49805H01L23/49811H01L23/49816H01L23/49827H01L23/544H01L23/564H01L23/585H01L24/03H01L24/05H01L24/06H01L24/11H01L24/13H01L24/16H01L24/17H01L24/32H01L24/73H01L24/81H01L24/94H01L24/97H01L25/0652H01L25/0657H01L25/50H01L21/563H01L23/562H01L2021/6024H01L2223/5446H01L2224/0226H01L2224/02235H01L2224/02255H01L2224/03462H01L2224/03464H01L2224/03622H01L2224/0401H01L2224/05111H01L2224/05124H01L2224/05139H01L2224/05144H01L2224/05147H01L2224/05155H01L2224/05572H01L2224/06181H01L2224/11318H01L2224/13026H01L2224/13109H01L2224/13111H01L2224/13116H01L2224/13139H01L2224/13147H01L2224/16145H01L2224/16225H01L2224/16237H01L2224/1703H01L2224/17181H01L2224/17505H01L2224/17517H01L2224/32145H01L2224/73204H01L2224/81139H01L2224/92124H01L2224/94H01L2224/97H01L2225/0652H01L2225/06513H01L2225/06541H01L2225/06568H01L2924/014H01L2924/01029H01L2924/01322H01L2924/06H01L2924/0665H01L2924/07025H01L2924/12042H01L2924/14H01L2924/181H01L2924/18161H01L2924/2064H01L2924/3511
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,488,882
App. No.
16/989,047
Granted
Nov 1, 2022
Kind
B2
Abstract

A semiconductor package includes an interposer chip having a frontside, a backside, and a corner area on the backside defined by a first corner edge and a second corner edge of the interposer chip. A die is bonded to the frontside of the interposer chip. At least one dam structure is formed on the corner area of the backside of the interposer chip. The dam structure includes an edge aligned to at least one the first corner edge and the second corner edge of the interposer chip.

Claims (39)

1. A package comprising:

a chip;

a die bonded to the chip;

a molding layer over the chip and surrounding sidewalls of the die;

a dam structure in a corner area on the chip opposite the die, the dam structure being circular in a plane parallel to a major surface of the chip; and

a first set of conductive connectors bonded to the chip opposite the die, wherein the dam structure has a first height less than second heights of the conductive connectors of the first set of conductive connectors, and wherein the dam structure has a first width greater than second widths of the conductive connectors of the first set of conductive connectors.

2. The package of claim 1 , wherein the die and the molding layer are on a front-side of the chip.

3. The package of claim 1 , wherein the die is bonded to the chip by a second set of conductive connectors.

4. The package of claim 3 , wherein the die is bonded to a first surface of the chip by the second set of conductive connectors, wherein the first set of conductive connectors are bonded to a second surface of the chip, the second surface being opposite the first surface.

5. The package of claim 3 , wherein first diameters of the conductive connectors of the first set of conductive connectors are greater than second diameters of the conductive connectors of the second set of conductive connectors.

6. The package of claim 1 , wherein a height of the molding layer in a direction perpendicular to the major surface of the chip is greater than a height of the die in the direction perpendicular to the major surface of the chip.

7. The package of claim 1 , further comprising a through via extending through the chip, the through via comprising a metal via and a barrier layer surrounding the metal via.

8. A package comprising:

a die;

a molding compound surrounding the die;

an interposer chip over the molding compound and the die;

a bump structure over the interposer chip; and

a dam structure over a corner area of the interposer chip, the dam structure having a height less than a height of the bump structure, wherein the dam structure has a diameter less than a diameter of the bump structure.

9. The package of claim 8 , wherein the dam structure has a circular shape in a plane perpendicular to a major surface of the interposer chip.

10. The package of claim 8 , wherein the dam structure is at least partially spherical.

11. The package of claim 8 , wherein sidewalls of the molding compound are aligned with sidewalls of the interposer chip.

12. The package of claim 8 , wherein the molding compound surrounds sidewalls of the die and a surface of the die distal the interposer chip.

13. The package of claim 8 , wherein the dam structure is disposed a non-zero distance from edges of the molding compound in a top-down view.

14. The package of claim 8 , further comprising a second bump structure bonding the die to the interposer chip, wherein the second bump structure has a diameter less than the diameter of the bump structure.

15. A method comprising:

bonding a first die and a second die to a first surface of an interposer chip;

forming a plurality of conductive bump structures on a second surface of the interposer chip opposite the first surface;

forming dam structures on the second surface of the interposer chip, the dam structures being at least partially spherical, wherein the dam structures are formed with heights less than heights of the conductive bump structures and widths greater than widths of the conductive bump structures; and

performing a dicing process on a scribe line region of the interposer chip to form a plurality of individual assemblies, the dicing process separating a first dam structure from a second dam structure.

16. The method of claim 15 , further comprising forming through substrate vias in a substrate of the interposer chip, wherein forming the through substrate vias comprises:

depositing a barrier layer in the substrate;

depositing a metal via over the barrier layer; and

planarizing the substrate to expose the barrier layer and the metal via.

17. The method of claim 15 , wherein the first dam structure and the second dam structure have circular shapes in a plane parallel to a major surface of the interposer chip before and after performing the dicing process.

18. The method of claim 15 , wherein forming the dam structures comprises:

dispensing a liquid epoxy or resin; and

curing the liquid epoxy or resin.

19. The method of claim 15 , wherein the dicing process is performed such that four of the dam structures are included in each of the individual assemblies.

20. The method of claim 15 , wherein the first die and the second die are bonded to the first surface of the interposer chip by a second plurality of conductive bump structures, the second plurality of conductive bump structures having smaller diameters than the plurality of conductive bump structures.

Continuity (5)
Continuation 16593495 · Oct 4, 2019
Continuation 16173753 · Oct 29, 2018
Continuation 15180892 · Jun 13, 2016
Continuation 13938821 · Jul 10, 2013
Related Publication 20200373215A1 · Nov 26, 2020