IP Library Granted Patent US 11,502,707
Granted Patent B2
US 11,502,707 · App. 17/230,090 · Granted Nov 15, 2022

Digital predistortion of signals

Inventors: Andreas Langer (Lohhof, DE); Christoph Hepp (Munich, DE); Andreas Menkhoff (Oberhachingm, DE); Gunther Kraut (Egmating, DE)
Assignee: Apple Inc.
H04B1/0475H03F1/3247H03F3/245H03F2200/102H03F2200/451H03F2201/3231H04B2001/0425
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,502,707
App. No.
17/230,090
Granted
Nov 15, 2022
Kind
B2
Abstract

Systems, circuitries, and methods for predistorting a digital signal in a transmit chain based on a predistortion function are provided. A method includes shifting a center frequency of an input signal by an offset to generate an adapted signal; predistorting the adapted signal based on a predistortion function to generate a predistorted adapted signal; reverting the shifting of the center frequency of the predistorted adapted signal by the offset to generate a predistorted signal; and causing transmission of the predistorted signal by a transmit chain.

Claims (20)

1. A method, comprising:

receiving an input signal to a transmit chain;

scaling the input signal by a first value to generate an adapted signal, the first value being selected based on a gain setting of a post predistortion gain block in the transmit chain;

predistorting the adapted signal based on a predistortion function to generate a predistorted adapted signal;

scaling the predistorted adapted signal by a reciprocal of the first value to generate a predistorted signal; and

causing transmission of the predistorted signal by the transmit chain.

2. The method of claim 1 , comprising reading a register that stores a value for the gain setting of the post predistortion gain block.

3. The method of claim 1 , comprising controlling multipliers to scale the input signal based on the gain setting of the post predistortion gain block in the transmit chain.

4. The method of claim 1 ,

wherein the first value comprises a ratio of the gain setting of the post predistortion gain block to a calibration gain setting of the post predistortion gain block during a learning phase of the transmit chain used to determine the predistortion function.

5. A baseband processor configured to:

receive an input signal to a transmit chain;

scale the input signal by a first value to generate an adapted signal, the first value being selected based on a gain setting of a post predistortion gain block in the transmit chain;

predistort the adapted signal based on a predistortion function to generate a predistorted adapted signal;

scale the predistorted adapted signal by a reciprocal of the first value to generate a predistorted signal; and

cause transmission of the predistorted signal by the transmit chain.

6. The baseband processor of claim 5 , further configured to read a register that stores a value for the gain of the post predistortion gain block.

7. The baseband processor of claim 5 , further configured to control multipliers to scale the input signal based on the gain setting of the post predistortion gain block in the transmit chain.

8. The baseband processor of claim 5 ,

wherein the first value comprises a ratio of the gain setting of the post predistortion gain block to a calibration gain setting of the post predistortion gain block during a learning phase of the transmit chain used to determine the predistortion function.

Continuity (2)
Continuation 16646776
Related Publication 20210234564A1 · Jul 29, 2021