IP Library › Granted Patent US 11,515,471
Granted Patent B2
US 11,515,471 · App. 16/988,707 · Granted Nov 29, 2022

Semiconductor device and method for fabricating the same

Inventors: Chiu-Jung Chiu (Tainan, TW); Ya-Sheng Feng (Tainan, TW); I-Ming Tseng (Kaohsiung, TW); Yi-An Shih (Changhua County, TW); Yu-Chun Chen (Kaohsiung, TW); Yi-Hui Lee (Taipei, TW); Chung-Liang Chu (Kaohsiung, TW); Hsiu-Hao Hu (Keelung, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L43/02H01L27/222H01L43/10H01L43/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,515,471
App. No.
16/988,707
Granted
Nov 29, 2022
Kind
B2
Abstract

A method for fabricating semiconductor device includes the steps of forming an inter-metal dielectric (IMD) layer on a substrate, forming a trench in the IMD layer, forming a synthetic antiferromagnetic (SAF) layer in the trench, forming a metal layer on the SAF layer, planarizing the metal layer and the SAF layer to form a metal interconnection, and forming a magnetic tunneling junction (MTJ) on the metal interconnection.

Claims (16)

1. A semiconductor device, comprising:

a metal interconnection on a substrate, wherein the metal interconnection comprises:

a metal layer;

a first synthetic antiferromagnetic (SAF) layer on one side of the metal layer; and

a second SAF layer on another side of the metal layer, wherein top surfaces of the metal layer, the first SAF layer, and the second SAF layer are coplanar; and

a magnetic tunneling junction (MTJ) on the metal interconnection.

2. The semiconductor device of claim 1 , further comprising:

a barrier layer around the metal layer;

the first SAF layer adjacent to one side of the metal layer on the barrier layer; and

the second SAF layer adjacent to another side of the metal layer on the barrier layer.

3. The semiconductor device of claim 2 , wherein each of the first SAF layer and the second SAF layer comprises:

a first ferromagnetic layer;

a spacer on the first ferromagnetic layer; and

a second ferromagnetic layer on the spacer.

4. The semiconductor device of claim 3 , wherein the first ferromagnetic layer and the second ferromagnetic layer comprise cobalt-iron-boron (CoFeB).

5. The semiconductor device of claim 3 , wherein the spacer comprises a non-magnetic layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2020
From: CHIU, CHIU-JUNG; FENG, YA-SHENG; TSENG, I-MING; SHIH, YI-AN; CHEN, YU-CHUN; LEE, YI-HUI; CHU, CHUNG-LIANG; HU, HSIU-HAO
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 053439/0502 →
Priority Claims (1)
CN 202010645970.2 · Jul 7, 2020 · national
Continuity (1)
Related Publication 20220013713A1 · Jan 13, 2022