Semiconductor structure and method for forming the same
A semiconductor structure includes a first die, a second die over the first die, and a positioning member disposed within a bonding dielectric and configured to align the second die with the first die. A method for forming a semiconductor structure includes receiving a first die having a first bonding layer; forming a recess on the first bonding layer; forming a positioning member on a second die; bonding the second die over the first die using the first bonding layer; and disposing the positioning member into the recess.
1. A semiconductor structure, comprising:
a first die including a first interconnect structure;
a second die over the first die and including a second interconnect structure;
a bonding dielectric disposed between the first die and the second die; and
a positioning member disposed within the bonding dielectric and configured to align the second die with the first die,
wherein the positioning member includes dielectric, is surrounded by the bonding dielectric, and is isolated from the first interconnect structure and the second interconnect structure.
2. The semiconductor structure of claim 1 , wherein the bonding dielectric includes a first bonding layer disposed between the first die and the second die, and a second bonding layer disposed between the first bonding layer and the second die.
3. The semiconductor structure of claim 2 , wherein the second bonding layer has a second surface facing the first die, and the positioning member protrudes from the second surface of the second bonding layer.
4. The semiconductor structure of claim 2 , wherein the first bonding layer surrounds the positioning member.
5. The semiconductor structure of claim 2 , wherein the first bonding layer has a first surface facing the second die, a recess in the first surface of the first bonding layer extends from the first surface into the first die, and the positioning member is disposed in the recess.
6. The semiconductor structure of claim 1 , wherein a gap is disposed between the positioning member and the bonding dielectric.
7. The semiconductor structure of claim 1 , wherein a coefficient of thermal expansion of the bonding dielectric and a coefficient of thermal expansion of the positioning member are different.
8. The semiconductor structure of claim 1 , wherein a thickness of the bonding dielectric is greater than a thickness of the positioning member.
9. The semiconductor structure of claim 1 , wherein the first die is electrically coupled to the second die.
10. The semiconductor structure of claim 1 , wherein the positioning member and the first interconnect structure are laterally offset from a top view.
11. The semiconductor structure of claim 1 , wherein the positioning member is tapered toward the first die.
12. A semiconductor structure, comprising:
a first die including a first bonding layer, a first interconnect structure and a first metal pad surrounded by the first bonding layer and electrically connected to the first interconnect structure;
a second die including a second bonding layer over the first die, a second interconnect structure and a second metal pad surrounded by the second bonding layer and electrically connected to the second interconnect structure; and
a positioning member protruding from the second bonding layer and surrounded by the first bonding layer,
wherein the positioning member includes dielectric, and the positioning member is isolated from the first interconnect structure and the second interconnect structure and laterally offset from the first metal pad and the second metal pad from a top view.
13. The semiconductor structure of claim 12 , wherein a coefficient of thermal expansion of the positioning member is different from a coefficient of thermal expansion of the first bonding layer.
14. The semiconductor structure of claim 12 , wherein the first bonding layer is in contact with the second bonding layer.
15. The semiconductor structure of claim 12 , wherein a coefficient of thermal expansion of the positioning member is substantially equal to a coefficient of thermal expansion of the first bonding layer.
16. The semiconductor structure of claim 12 , further comprising a molding surrounding the second die.
17. The semiconductor structure of claim 16 , wherein a portion of the first bonding layer is exposed through the second bonding layer and is in contact with the molding.
18. A semiconductor structure, comprising:
a first die including a first bonding layer, a first interconnect structure and a first metal pad, wherein the first bonding layer includes a recess, and the first metal pad is surrounded by the first bonding layer and electrically connected to the first interconnect structure;
a second die including a second bonding layer over the first die, a second interconnect structure and a second metal pad, wherein the second metal pad is surrounded by the second bonding layer and electrically connected to the second interconnect structure; and
a positioning member protruding from the second bonding layer and received by the recess of the first bonding layer,
wherein the positioning member includes dielectric, and the positioning member is isolated from the first interconnect structure and the second interconnect structure and laterally offset from the first metal pad and the second metal pad from a top view.
19. The semiconductor structure of claim 18 , wherein the positioning member and the second bonding layer are integrally formed.
20. The semiconductor structure of claim 18 , wherein a thickness of the first bonding layer is greater than the thickness of the positioning member.