IP Library Granted Patent US 11,545,532
Granted Patent B2
US 11,545,532 · App. 16/875,364 · Granted Jan 3, 2023

Display device and method of manufacturing the same

Inventors: Jisu Na (Yongin-si, KR); Youngjin Cho (Seoul, KR); Joong-Soo Moon (Hwaseong-si, KR)
Assignee: Samsung Display Co., Ltd.
H01L27/3276H01L27/3246H01L51/5237H01L51/56
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,545,532
App. No.
16/875,364
Granted
Jan 3, 2023
Kind
B2
Abstract

A display device includes: in a display area, a first transistor including a first gate electrode; a second transistor electrically connected to the first transistor, including a second gate electrode; a light-emitting element; and in a peripheral area surrounding the display area, a power wiring including: first and second power wiring patterns spaced apart from each other; and a bridge pattern connecting the first and second power wiring patterns; a signal wiring; and an insulating layer covering the power wiring and the signal wiring, and a part of the insulating layer is removed to form an organic layer-removed area, the bridge pattern overlapping the organic layer-removed area, the power wiring and the signal wiring overlap each other in the organic layer-removed area, the signal wiring and the bridge pattern are disposed in a same layers as the first gate electrode and the second gate electrode, respectively.

Claims (37)

1. A display device comprising:

a first transistor disposed in a display area including an array of pixel areas, the first transistor comprising a first active pattern and a first gate electrode;

a second transistor electrically connected to the first transistor, the second transistor comprising a second active pattern and a second gate electrode;

a light-emitting element electrically connected to at least one of the first transistor and the second transistor;

a power wiring disposed in a peripheral area surrounding the display area, the power wiring comprising:

a first power wiring pattern;

a second power wiring pattern spaced apart from the first power wiring pattern; and

a bridge pattern connecting the first power wiring pattern and the second power wiring pattern;

a signal wiring disposed in the peripheral area; and

an insulating layer disposed covering the power wiring and the signal wiring, the insulating layer comprising an organic layer-removed area in which at least a part of the insulating layer is removed, the organic layer-removed area extending in a direction to cross the power wiring in a plan view,

wherein the bridge pattern overlapping the organic layer-removed area,

wherein the power wiring and the signal wiring overlap each other in the organic layer-removed area,

wherein the signal wiring is disposed in a same layer as the first gate electrode, and the bridge pattern is disposed in a same layer as the second gate electrode.

2. The display device of claim 1 , further comprising: a gate wiring pattern disposed on the first gate electrode.

3. The display device of claim 2 , further comprising:

a first insulation layer covering the first active pattern;

a second insulation layer covering the first gate electrode;

a third insulation layer covering the gate wiring pattern;

a fourth insulation layer covering the second gate electrode and the bridge pattern; and

a first source metal pattern disposed on the fourth insulation layer and including a source electrode and a drain electrode,

wherein the insulating layer comprises:

a fifth insulation layer covering the first source metal pattern; and

a pixel-defining layer disposed on the fifth insulation layer.

4. The display device of claim 3 , further comprising: a dam structure disposed in the organic layer-removed area.

5. The display device of claim 1 , further comprising an encapsulation layer covering the light-emitting element.

6. The display device of claim 3 , further comprising:

a gate insulation pattern disposed between the second active pattern and the second gate electrode; and

a dummy insulation pattern disposed between the bridge pattern and the third insulation layer.

7. The display device of claim 2 , wherein the signal wiring comprises a first fan-out line disposed in a same layer as the first gate electrode and a second fan-out line disposed in a same layer as the gate wiring pattern.

8. The display device of claim 1 , wherein the power wiring is configured to transfer a power to the light-emitting element.

9. The display device of claim 8 , wherein the power wiring comprises:

a first power wiring configured to transfer a first power voltage to the light-emitting element; and

a second power wiring configured to transfer a second power voltage to the light-emitting element.

10. The display device of claim 1 , wherein the signal wiring is configured to transfer a data signal to at least one of the first transistor and the second transistor.

11. The display device of claim 1 , wherein the first active pattern comprises silicon, and

wherein the second active pattern comprises oxide semiconductor.

12. The display device of claim 1 , wherein a contact area of the bridge pattern and the first power wiring pattern extends along the first power wiring pattern.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 15, 2020
From: NA, JISU; CHO, YOUNGJIN; MOON, JOONG-SOO
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 052674/0758 →
Priority Claims (1)
KR 10-2019-0059067 · May 20, 2019 · national
Continuity (1)
Related Publication 20200373375A1 · Nov 26, 2020