IP Library › Granted Patent US 11,549,900
Granted Patent B2
US 11,549,900 · App. 17/055,898 · Granted Jan 10, 2023

Sensor arrangement and method for sensor measurement

Inventors: Rohit Ranganathan (Eindhoven, NL); Ravi Kumar Adusumalli (Eindhoven, NL)
Assignee: AMS INTERNATIONAL AG
G01N27/122G01N27/045G01R27/14H03M1/0656
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,549,900
App. No.
17/055,898
Granted
Jan 10, 2023
Kind
B2
Abstract

A sensor arrangement includes a switchable voltage source having a source output for alternatively providing a first and a second excitation voltage, an integrator having an integrator input and an integrator output, a sensor resistor having a first terminal coupled to the source output, a reference resistor having a first terminal coupled to a second terminal of the sensor resistor and a second terminal coupled to the integrator input, and a comparator having a first comparator input coupled to the integrator output.

Claims (49)

1. A sensor arrangement, comprising:

a switchable voltage source having a source output for alternatively providing a first and a second excitation voltage;

an integrator having an integrator input and an integrator output;

a sensor resistor having a first terminal coupled to the source output;

a reference resistor having a first terminal coupled to a second terminal of the sensor resistor and a second terminal coupled to the integrator input;

a comparator having a first comparator input coupled to the integrator output; and

a switch that couples the first terminal of the sensor resistor to the second terminal of the sensor resistor.

2. The sensor arrangement according to claim 1 ,

wherein the integrator comprises:

an amplifier having a first amplifier input and an amplifier output; and

an integrating capacitor coupling the first amplifier input to the amplifier output.

3. The sensor arrangement according to claim 1 ,

wherein the comparator comprises a second comparator input to which a first and a second comparator reference voltage is alternatively provided.

4. The sensor arrangement according to claim 1 ,

comprising a latch having:

a first latch input coupled to a comparator output of the comparator; and

a first latch output.

5. The sensor arrangement according to claim 1 ,

comprising a logic circuit having an output and having an input coupled to the first latch output of the latch or to the comparator output of the comparator.

6. The sensor arrangement according to claim 4 ,

comprising a calculation circuit that is coupled to the first latch output of the latch and/or to the output of the logic circuit.

7. The sensor arrangement according to claim 4 ,

comprising a synchronous counter having:

a first counter input coupled to an output side of the latch and/or of the logic circuit; and

an output coupled to the calculation circuit.

8. The sensor arrangement according to claim 4 ,

comprising a control logic coupled on its input side to an output side of the latch or of the logic circuit and on its output side to the switchable voltage source.

9. The sensor arrangement according to claim 1 ,

wherein the switchable voltage source comprises a buffer having an output coupled to the source output.

10. The sensor arrangement according to claim 9 ,

wherein the switchable voltage source comprises:

a voltage divider;

a first switch that couples a first tap of the voltage divider to an input of the buffer; and

a second switch that couples a second tap of the voltage divider to the input of the buffer.

11. The sensor arrangement according to claim 10 ,

wherein the sensor arrangement comprises a bandgap circuit and the switchable voltage source comprises an amplifier circuit having an input coupled to an output of the bandgap circuit and an output coupled via the voltage divider to a reference potential terminal.

12. A method for sensor measurement, comprising:

alternatively providing a first and a second excitation voltage to a sensor resistor;

integrating an integrator input current by an integrator, wherein the integrator input current flows through the sensor resistor and a reference resistor to an integrator input of the integrator;

providing an integrator output voltage by the integrator; and

comparing the integrator output voltage by a comparator,

wherein a switch connects a first terminal of the sensor resistor to a second terminal of the sensor resistor.

13. The method according to claim 12 ,

wherein the first excitation voltage is provided to the sensor resistor in a first phase and the second excitation voltage is provided to the sensor resistor in a second phase, and

wherein the integrator input current has a different direction in the first phase in comparison to the second phase.

14. The method according to claim 12 ,

wherein in a reference mode of operation, the switch is set in a conducting state,

wherein the first and the second excitation voltage is alternatively provided to the switch, and

wherein the integrator input current flows through the switch and the reference resistor to the integrator input.

Assignments (2)
CHANGE OF NAME Recorded Sep 21, 2026
From: TITAN NEWCO AG
To: INFINEON TECHNOLOGIES INTERNATIONAL SWITZERLAND AG
Reel/Frame 076079/0939 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 16, 2020
From: RANGANATHAN, ROHIT; ADUSUMALLI, RAVI KUMAR
To: AMS INTERNATIONAL AG
Reel/Frame 054380/0237 →
Priority Claims (1)
EP 18172903 · May 17, 2018 · regional
Continuity (1)
Related Publication 20210190712A1 · Jun 24, 2021