IP Library › Granted Patent US 11,570,118
Granted Patent B2
US 11,570,118 · App. 17/015,123 · Granted Jan 31, 2023

Network traffic disruptions

Inventors: Moni Levy (Petach Tikva, IL); Sagi Rotem (Adi, IL)
Assignee: MELLANOX TECHNOLOGIES, LTD.
H04L47/32H04L43/04H04L47/2475H04L47/62H04L49/208
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,570,118
App. No.
17/015,123
Granted
Jan 31, 2023
Kind
B2
Abstract

Apparatus including a network switch which includes switching circuitry to switch packets, packet drop decision circuitry to identify a packet that is to be dropped, packet duplication circuitry to duplicate the packet that is to be dropped, producing a first packet and a second packet, and packet exporting circuitry to export the first packet to a memory external to the switch via direct memory access (DMA). Related apparatus and methods are also provided.

Claims (49)

1. Apparatus comprising:

a network switch comprising:

switching circuitry to switch packets;

packet drop decision circuitry to identify a packet that is to be dropped;

packet duplication circuitry to duplicate the packet that is to be dropped, producing a first packet and a second packet; and

packet exporting circuitry to: 1) export the first packet to a tail-drop packet buffer in a memory, the memory external to the network switch, via direct memory access (DMA); and, 2) export the second packet to a cyclic packet buffer in the memory.

2. Apparatus according to claim 1 and wherein the packet duplication circuitry adds metadata to one or both of: the first packet and the second packet.

3. Apparatus according to claim 2 and wherein the metadata comprises one or both of the following: a timestamp; and a drop reason.

4. Apparatus according to claim 3 further comprising analysis circuitry to analyze both the tail-drop packet buffer and the cyclic packet buffer, and to produce a result.

5. Apparatus according to claim 4 and wherein the result comprises a begin time of a network disruption and an end time of the network disruption.

6. Apparatus according to claim 4 and wherein the analysis circuitry, subsequent to analyzing the tail-drop packet buffer, clears the tail-drop packet buffer.

7. Apparatus according to claim 4 and wherein the analysis circuitry uses the result to provide a reason for packet dropping.

8. Apparatus according to claim 4 and wherein the analysis circuitry analyzes packet data, including associating said packet that is to be dropped with at least one flow and/or at least one application.

9. Apparatus comprising:

a network switch comprising:

switching circuitry to switch packets;

packet drop decision circuitry to identify a packet that is to be dropped; and

packet duplication circuitry to:

duplicate the packet that is to be dropped, producing a first packet and a second packet;

add metadata to one or both of: the first packet; and the second packet;

export the first packet to a tail drop buffer in a memory external to the switch;

export the second packet to a cyclic packet buffer in the memory; and

wherein the metadata of the exported first packet and the metadata of the exported second packet allow for a beginning time and an end time to be determined for a disruption of the network.

10. Apparatus according to claim 9 , wherein the metadata comprises one or both of the following: a timestamp; and a drop reason.

11. Apparatus according to claim 10 , wherein the network switch is in communication with the memory, the memory comprising:

the tail-drop packet buffer; and

the cyclic packet buffer.

12. Apparatus according to claim 11 further comprising analysis circuitry to analyze both the tail-drop packet buffer and the cyclic packet buffer, and to produce a result.

13. Apparatus according to claim 12 and wherein the result comprises a begin time of a network disruption and an end time of the network disruption.

14. Apparatus according to claim 12 and wherein the analysis circuitry, subsequent to analyzing the tail-drop packet buffer, clears the tail-drop packet buffer.

15. Apparatus according to claim 12 and wherein the analysis circuitry uses the result to provide a reason for packet dropping.

16. Apparatus according to claim 12 and wherein the analysis circuitry analyzes packet data, including associating said packet that is to be dropped with at least one flow and/or at least one application.

17. A method comprising:

performing the following in a network switch comprising switching circuitry, packet drop decision circuitry, and packet duplication circuitry:

switching packets in the switching circuitry;

identifying a packet that is to be dropped in the packet drop decision circuitry; and

in the packet duplication circuitry:

duplicating the packet that is to be dropped, producing a first packet and a second packet;

adding metadata to one or both of: the first packet; and the second packet;

exporting the first packet to a tail drop buffer in a memory external to the switch;

exporting the second packet to a cyclic packet buffer in the memory; and

determining a beginning time and an end time for a disruption of the network based on the metadata of the exported first packet and the metadata of the exported second packet.

18. A method comprising:

performing the following in a network switch comprising switching circuitry, packet drop decision circuitry, packet duplication circuitry, and packet exporting circuitry:

switching packets in the switching circuitry;

identifying a packet that is to be dropped in the packet drop decision circuitry;

duplicating the packet that is to be dropped in the packet duplication circuitry, producing a first packet and a second packet;

exporting the first packet, using the packet exporting circuitry, to a tail drop buffer in a memory external to the network switch, via direct memory access (DMA); and

exporting the second packet, using the packet exporting circuitry, to a cyclic packet buffer in the memory.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 10, 2020
From: LEVY, MONI; ROTEM, SAGI
To: MELLANOX TECHNOLOGIES, LTD.
Reel/Frame 053748/0107 →
Continuity (2)
Continuation 16255863 · Jan 24, 2019
Related Publication 20200403927A1 · Dec 24, 2020
Cited By (1)
US 12,598,134