IP Library › Granted Patent US 11,605,738
Granted Patent B2
US 11,605,738 · App. 16/472,417 · Granted Mar 14, 2023

Thin film transistor, method for fabricating the same, method for controlling the same, display panel and display device

Inventors: Junjie Li (Beijing, CN); Yuanyuan Li (Beijing, CN)
Assignee: BOE Technology Group Co., Ltd.
H01L29/78645G02F1/13685H01L27/3244H01L29/6675H01L29/66969H01L29/402H01L29/7869
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,605,738
App. No.
16/472,417
Granted
Mar 14, 2023
Kind
B2
Abstract

This disclosure relates to the field of display technologies, and discloses a thin film transistor, a method for fabricating the same, a method for controlling the same, a display panel, and a display device. The thin film transistor includes: a base substrate, a semiconductor active layer on one side of the base substrate, a source electrically connected with one end of the semiconductor active layer, a drain electrically connected with the other end of the semiconductor active layer, a gate insulated from the semiconductor active layer, the source, and the drain, and a modulation electrode insulated from the semiconductor active layer, the gate, the source, and the drain. The modulation electrode is proximate to the drain, and an orthographic projection of the modulation electrode on the base substrate overlaps with an orthographic projection of the semiconductor active layer on the base substrate

Claims (28)

1. A thin film transistor, comprising:

a base substrate;

a semiconductor active layer on one side of the base substrate;

a source electrically connected with one end of the semiconductor active layer;

a drain electrically connected with the other end of the semiconductor active layer;

a first gate insulated from the semiconductor active layer, the source, and the drain;

a modulation electrode insulated from the semiconductor active layer, the first gate, the source, and the drain; and

a second gate, provided on a layer same as the modulation electrode, spaced from the modulation electrode, and proximate to the source;

wherein the modulation electrode is proximate to the drain, and an orthographic projection of the modulation electrode on the base substrate has an overlap area with an orthographic projection of the semiconductor active layer on the base substrate;

an orthographic projection of the second gate on the base substrate overlaps with an orthographic projection of the first gate on the base substrate, and the orthographic projection of the second gate on the base substrate does not overlap with the orthographic projection of the modulation electrode on the base substrate;

when the thin film transistor is turned off, a level applied to the first gate is opposite to a level applied to the modulation electrode;

the first gate is on a side of the semiconductor active layer away from the base substrate, and the modulation electrode is located on a side of the first gate away from the base substrate.

2. The thin film transistor according to claim 1 , further comprising: a first insulation layer and a second insulation layer; wherein the first insulation layer is between the semiconductor active layer and the first gate, and the second insulation layer is between the first gate and the modulation electrode.

3. The thin film transistor according to claim 1 , wherein the semiconductor active layer comprises any one of an amorphous silicon active layer, a poly-silicon active layer, or a metal oxide semiconductor active layer.

4. A method for controlling the thin film transistor according to claim 1 , comprising:

applying a first level signal to the first gate of the thin film transistor to control the thin film transistor to be turned off; and

applying a second level signal to the modulation electrode of the thin film transistor, wherein the first level signal is opposite in level to the second level signal.

5. A display panel, comprising a plurality of thin film transistors according to claim 1 ;

wherein the display panel further comprises an initialization signal line electrically connected with the modulation electrode of at least one of the thin film transistors.

6. The display panel according to claim 5 , wherein the display panel comprises a light-emitting diode display panel.

7. The display panel according to claim 6 , wherein the light-emitting diode display panel comprises a plurality of pixel elements, at least one of which comprises a light-emitting diode, and a pixel compensation circuit electrically connected with the light-emitting diode; and

the pixel compensation circuit comprises at least one of the thin film transistors.

8. The display panel according to claim 5 , wherein the display panel comprises a liquid crystal display panel.

9. The display panel according to claim 8 , wherein the liquid crystal display panel comprises a plurality of pixel elements, at least one of which comprises a pixel electrode, and at least one of the thin film transistors, which is electrically connected with the pixel electrode.

10. A display device, comprising the display panel according to claim 5 .

11. A method for fabricating a thin film transistor, comprising:

forming a semiconductor active layer, a source, a drain, a first gate, and a modulation electrode, and a second gate respectively on one side of a base substrate, wherein the source is electrically connected with one end of the semiconductor active layer, the drain is electrically connected with the other end of the semiconductor active layer, and the first gate is insulated from the semiconductor active layer, the source, and the drain; the second gate is provided on a layer same as the modulation electrode, is spaced from the modulation electrode, and is proximate to the source; the modulation electrode is proximate to the drain, and an orthographic projection of the modulation electrode on the base substrate has an overlap area with an orthographic projection of the semiconductor active layer on the base substrate; an orthographic projection of the second gate on the base substrate overlaps with an orthographic projection of the first gate on the base substrate, and the orthographic projection of the second gate on the base substrate does not overlap with the orthographic projection of the modulation electrode on the base substrate; and when the thin film transistor is turned off, a level applied to the first gate is opposite to a level applied to the modulation electrode.

12. The method according to claim 11 , wherein the semiconductor active layer is fabricated in a low temperature poly-silicon process.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 21, 2019
From: LI, JUNJIE; LI, YUANYUAN
To: BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 049549/0182 →
Priority Claims (1)
CN 201810270332.X · Mar 29, 2018 · national
Continuity (1)
Related Publication 20210336066A1 · Oct 28, 2021