IP Library › Granted Patent US 11,636,981
Granted Patent B2
US 11,636,981 · App. 16/912,026 · Granted Apr 25, 2023

Multi-layer ceramic electronic component, multi-layer ceramic electronic component mounting substrate, multi-layer ceramic electronic component package, and method of producing a multi-layer ceramic electronic component

Inventor: Hiroaki Sato (Tokyo, JP)
Assignee: Taiyo Yuden Co., Ltd.
H01G4/30H01G4/012H01G4/12H01G4/248H05K1/181H05K2201/10015
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,636,981
App. No.
16/912,026
Granted
Apr 25, 2023
Kind
B2
Abstract

A multi-layer ceramic electronic component includes: a ceramic body including internal electrodes laminated in a first direction, a first main surface including a first flat region facing in the first direction, and a second main surface including a second flat region facing in the first direction; and a pair of external electrodes connected to the internal electrodes and facing each other in a second direction orthogonal to the first direction, a dimension of the ceramic body in the first direction being 1.1 times or more and 1.6 times or less a dimension of the ceramic body in a third direction orthogonal to the first and second directions, the first flat region being formed at a center portion of the first main surface in the second direction, the second flat region being formed at a center portion of the second main surface in the third direction.

Claims (61)

1. A multi-layer ceramic electronic component, comprising:

a ceramic body that includes

internal electrodes laminated in a first direction,

a first main surface including a first flat region facing in the first direction, and

a second main surface including a second flat region, the second flat region being on a side opposite to the first flat region and facing in the first direction; and

a pair of external electrodes connected to the internal electrodes and facing each other in a second direction orthogonal to the first direction,

a dimension of the ceramic body in the first direction being 1.1 times or more and 1.6 times or less a dimension of the ceramic body in a third direction orthogonal to the first direction and the second direction,

the first flat region being formed at a center portion of the first main surface in the second direction,

the second flat region being formed at a center portion of the second main surface in the third direction,

wherein a dimension of the second flat region in the second direction is 80% or more and less than 100% of a dimension of the ceramic body in the second direction, and

wherein when a first imaginary line and a second imaginary line are defined on a cross section of the ceramic body in the first direction and the second direction, the first imaginary line passing through a center point of the second main surface in the second direction and orthogonally intersecting with the first direction, the second imaginary line being parallel to the first imaginary line and having an interval from the first imaginary line, the interval being 1% of the dimension of the ceramic body in the first direction, the second flat region includes a region between two points at which the second imaginary line and the second main surface intersect with each other.

2. The multi-layer ceramic electronic component according to claim 1 , wherein

a dimension of the first flat region in the third direction is 82% or more and less than 100% of the dimension of the ceramic body in the third direction.

3. The multi-layer ceramic electronic component according to claim 1 , wherein

the dimension of the second flat region in the second direction is 89% or more and less than 100% of a dimension of the ceramic body in the second direction.

4. A multi-layer ceramic electronic component mounting substrate, comprising:

a circuit board; and

a multi-layer ceramic electronic component including

a ceramic body including internal electrodes laminated in a first direction, and

a pair of external electrodes connected to the internal electrodes and facing each other in a second direction orthogonal to the first direction, the multi-layer ceramic electronic component being mounted onto the circuit board via the pair of external electrodes,

a dimension of the ceramic body in the first direction being 1.1 times or more and 1.6 times or less a dimension of the ceramic body in a third direction orthogonal to the first direction and the second direction,

the ceramic body including

a first main surface including a first flat region facing in the first direction, and

a second main surface including a second flat region, the second flat region being on a side opposite to the first flat region and facing in the first direction,

the first flat region being formed at a center portion of the first main surface in the second direction,

the second flat region being formed at a center portion of the second main surface in the third direction,

the multi-layer ceramic electronic component being mounted onto the circuit board such that the second flat region faces the circuit board in the first direction and that the first flat region faces upward in the first direction,

wherein a dimension of the second flat region in the second direction is 80% or more and less than 100% of a dimension of the ceramic body in the second direction, and

wherein when a first imaginary line and a second imaginary line are defined on a cross section of the ceramic body in the first direction and the second direction, the first imaginary line passing through a center point of the second main surface in the second direction and orthogonally intersecting with the first direction, the second imaginary line being parallel to the first imaginary line and having an interval from the first imaginary line, the interval being 1% of the dimension of the ceramic body in the first direction, the second flat region includes a region between two points at which the second imaginary line and the second main surface intersect with each other.

5. The multi-layer ceramic electronic component mounting substrate according to claim 4 , further comprising

multi-layer ceramic electronic components each including

the ceramic body, and

the pair of external electrodes,

the multi-layer ceramic electronic components being to be mounted onto the circuit board along the third direction at intervals of 30% or less of the dimension of the ceramic body in the third direction.

6. The multi-layer ceramic electronic component mounting substrate according to claim 4 , wherein

when a third imaginary line and a fourth imaginary line are defined on a cross section of the ceramic body in the first direction and the third direction, the third imaginary line passing through a center point of the first main surface in the third direction and orthogonally intersecting with the first direction, the fourth imaginary line being parallel to the third imaginary line and having an interval from the third imaginary line, the interval being 1% of the dimension of the ceramic body in the first direction, the first flat region includes a region between two points at which the fourth imaginary line and the first main surface intersect with each other.

7. The multi-layer ceramic electronic component mounting substrate according to claim 4 , wherein

a dimension of the first flat region in the third direction is 82% or more and less than 100% of the dimension of the ceramic body in the third direction.

8. The multi-layer ceramic electronic component mounting substrate according to claim 4 , wherein

the dimension of the second flat region in the second direction is 89% or more and less than 100% of the dimension of the ceramic body in the second direction.

9. A multi-layer ceramic electronic component package, comprising:

a multi-layer ceramic electronic component that includes

a ceramic body including internal electrodes laminated in a first direction, a first main surface including a first flat region facing in the first direction, and a second main surface including a second flat region, the second flat region being on a side opposite to the first flat region and facing in the first direction, and

a pair of external electrodes connected to the internal electrodes and facing each other in a second direction orthogonal to the first direction;

a housing portion that includes a recess that houses the multi-layer ceramic electronic component and that includes a take-out opening; and

a sealing portion that covers the take-out opening of the recess,

a dimension of the ceramic body in the first direction being 1.1 times or more and 1.6 times or less a dimension of the ceramic body in a third direction orthogonal to the first direction and the second direction,

the first flat region being formed at a center portion of the first main surface in the second direction,

the second flat region being formed at a center portion of the second main surface in the third direction, and

wherein the multi-layer ceramic electronic component is housed in the recess with the first flat region being faced to the take-out opening,

wherein when a first imaginary line and a second imaginary line are defined on a cross section of the ceramic body in the first direction and the second direction, the first imaginary line passing through a center point of the second main surface in the second direction and orthogonally intersecting with the first direction, the second imaginary line being parallel to the first imaginary line and having an interval from the first imaginary line, the interval being 1% of the dimension of the ceramic body in the first direction, the second flat region includes a region between two points at which the second imaginary line and the second main surface intersect with each other.

10. The multi-layer ceramic electronic component package according to claim 9 , wherein

a dimension of the first flat region in the third direction is 80% or more and less than 100% of the dimension of the ceramic body in the third direction.

11. The multi-layer ceramic electronic component package according to claim 10 , wherein

the dimension of the first flat region in the third direction is 82% or more and less than 100% of the dimension of the ceramic body in the third direction.

12. The multi-layer ceramic electronic component package according to claim 9 , wherein

the dimension of the second flat region in the second direction is 89% or more and less than 100% of the dimension of the ceramic body in the second direction.

13. The multi-layer ceramic electronic component package according to claim 9 , wherein

when a third imaginary line and a fourth imaginary line are defined on a cross section of the ceramic body in the first direction and the third direction, the third imaginary line passing through a center point of the first main surface in the third direction and orthogonally intersecting with the first direction, the fourth imaginary line being parallel to the third imaginary line and having an interval from the third imaginary line, the interval being 1% of the dimension of the ceramic body in the first direction, the first flat region includes a region between two points at which the fourth imaginary line and the first main surface intersect with each other.

14. The multi-layer ceramic electronic component package according to claim 9 , wherein

a dimension of the ceramic body in the second direction is larger than 1.0 times and equal to or smaller than 1.5 times the dimension of the ceramic body in the first direction.

Priority Claims (1)
JP JP2018-156573 · Aug 23, 2018 · national
Continuity (2)
Continuation 16536896 · Aug 9, 2019
Related Publication 20200328030A1 · Oct 15, 2020