IP Library Granted Patent US 11,646,706
Granted Patent B2
US 11,646,706 · App. 17/405,226 · Granted May 9, 2023

Common-source differential power amplifier and electronic device including the same

Inventor: Sy-Chyuan Hwu (Hangzhou, CN)
Assignee: Hangzhou Geo-chip Technology Co., Ltd.
H03F3/45269H03F1/0211H03F3/21H03F2203/45471
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,646,706
App. No.
17/405,226
Granted
May 9, 2023
Kind
B2
Abstract

A common-source differential power amplifier comprises a compensation circuit, which comprises a first and a second compensation transistors and two signal terminals, a source and a drain of the first compensation transistor are short-circuited and connected to a gate of the second compensation transistor and one signal terminal of the compensation circuit, the source and the drain of the second compensation transistor are short-circuited and connected to the gate of the first compensation transistor and the other signal terminal of the compensation circuit, the two signal terminals of the compensation circuit are further respectively connected to two differential signal input terminals of the common-source differential power amplifier directly or via a capacitor, where the first and second compensation transistors in the same compensation circuit are both NMOS transistors or both PMOS transistors. An electronic device including the power amplifier is also disclosed.

Claims (20)

1. A common-source differential power amplifier comprising at least one compensation circuit and at least one pair of driving transistors, wherein,

the same pair of driving transistors from the at least one pair of driving transistors are both NMOS transistors or both PMOS transistors, potentials of sources of the same pair of driving transistors are equal, and drains of the same pair of driving transistors are connected to differential signal output terminals of the differential power amplifier, respectively;

the compensation circuit comprises a first compensation transistor, a second compensation transistor and two signal terminals, wherein, a source and a drain of the first compensation transistor are short-circuited and connected to a gate of the second compensation transistor and one of the signal terminals of the compensation circuit, and a source and a drain of the second compensation transistor are short-circuited and connected to a gate of the first compensation transistor and the other of the signal terminals of the compensation circuit;

the two signal terminals of the compensation circuit are respectively connected to two differential signal input terminals of the common-source differential power amplifier directly or through a capacitor, wherein, the first compensation transistor and the second compensation transistor in the same compensation circuit are both NMOS transistors or both PMOS transistors.

2. The common-source differential power amplifier of claim 1 , further comprising a first bias circuit and a second bias circuit, wherein the at least one pair of driving transistors comprise a first driving transistor and a second driving transistor,

a gate of the first driving transistor and a gate of the second driving transistor are respectively connected to the two differential signal input terminals of the common-source differential power amplifier, both of a source of the first driving transistor and a source of the second driving transistor are grounded or connected to a power supply terminal, and drains of the first driving transistor and the second driving transistor are respectively connected to the two differential signal output terminals of the common-source differential power amplifier,

the first bias circuit is configured to determine a DC bias state of the first driving transistor, and the second bias circuit is configured to determine a DC bias state of the second driving transistor,

the two signal terminals of the compensation circuit are respectively connected to the gate of the first driving transistor and the gate of the second driving transistor, and

wherein, the first driving transistor and the second driving transistor are both NMOS transistors or both PMOS transistors, and the first compensation transistor and the second compensation transistor are both NMOS transistors or both PMOS transistors.

3. The common-source differential power amplifier of claim 2 , wherein the first driving transistor and the second driving transistor are both NMOS transistors or both PMOS transistors.

4. The common-source differential power amplifier of claim 2 , wherein the first compensation transistor and the second compensation transistor are both NMOS transistors or both PMOS transistors.

5. The common-source differential power amplifier of claim 2 , wherein each of the first bias circuit and the second bias circuit comprises a current source.

6. The common-source differential power amplifier of claim 2 , wherein the first compensation transistor and the second compensation transistor are of the same parameter.

7. The common-source differential power amplifier of claim 1 , wherein the at least one pair of driving transistors comprise a first driving transistor, a second driving transistor, a third driving transistor and a fourth driving transistor, both of the first driving transistor and the third driving transistor are disposed on one side of the compensation circuit, and both of the second driving transistor and the fourth pressing driving transistor are disposed on the other side of the compensation circuit,

a gate of the first driving transistor and a gate of the second driving transistor are respectively connected to the two differential signal input terminals of the common-source differential power amplifier directly or through a capacitor, both of a source of the first driving transistor and a source of the second driving transistor are grounded, drains of the first driving transistor and the second driving transistor are connected to two differential signal output terminals of the common-source differential power amplifier, respectively, and the first driving transistor and the second driving transistor are both NMOS transistors,

a gate of the third driving transistor and a gate of the fourth driving transistor are respectively connected to the two differential signal input terminals of the common-source differential power amplifier directly or through a capacitor, both of a source of the third driving transistor and a source of the fourth driving transistor are connected to a power supply terminal, drains of the third driving transistor and the fourth driving transistor are respectively connected to the two differential signal output terminals of the common-source differential power amplifier, and the third driving transistor and the fourth driving transistor are both PMOS transistors.

8. The common-source differential power amplifier of claim 7 , wherein the first compensation transistor and the second compensation transistor in the same compensation circuit are both NMOS transistors or both PMOS transistors.

9. The common-source differential power amplifier of claim 7 , wherein the first compensation transistor and the second compensation transistor in the same compensation circuit are of the same parameter.

10. The common-source differential power amplifier of claim 1 , wherein, if the two signal terminals of the compensation circuit are respectively connected to the two differential signal input terminals of the common-source differential power amplifier through a capacitor, each of the two signal terminals of the compensation circuit is connected to a bias voltage terminal for providing an adjustable constant voltage through a resistor.

11. An electronic device, comprising a common-source differential power amplifier of claim 1 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 23, 2021
From: HWU, SY-CHYUAN
To: HANGZHOU GEO-CHIP TECHNOLOGY CO., LTD.
Reel/Frame 058226/0822 →
Continuity (1)
Related Publication 20230055228A1 · Feb 23, 2023