IP Library › Granted Patent US 11,656,785
Granted Patent B2
US 11,656,785 · App. 17/412,568 · Granted May 23, 2023

Apparatus and method for erasing data programmed in a non-volatile memory block in a memory system

Inventor: Jong-Min Lee (Seoul, KR)
Assignee: SK hynix Inc.
G06F3/0652G06F3/0608G06F3/0673
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,656,785
App. No.
17/412,568
Granted
May 23, 2023
Kind
B2
Abstract

A memory system includes a memory device having a plurality of memory blocks for storing data, and a controller configured to perform an erase operation including plural unit erase operations to erase data stored in at least one target memory block included in the plurality of memory blocks. The controller can be configured to perform at least some of the plural unit erase operations onto the at least one target memory block before the at least one target memory block allocated for storing data.

Claims (34)

1. A memory system, comprising:

a memory device including a plurality of memory blocks and configured to perform a first erase operation of a two-step erase operation to at least one erase target block among the plurality of memory blocks, perform an erase verification operation corresponding to the first erase operation to the at least one erase target block, perform a second erase operation of the two-step erase operation to the at least one erase target block based on the verification result, and output a result of the two-step erase operation; and

a controller in communication with the memory device, the controller configured to allocate the at least one erase target block for at least one program target block and transmit a request for programming data in the at least one program target block, based on the result of the two-step erase operation.

2. The memory system according to claim 1 , wherein the controller is configured to search the at least one erase target block among the plurality of memory blocks, and transfer a request for the two-step erase operation performed on the at least one erase target block to the memory device.

3. The memory system according to claim 1 , wherein the memory device does not perform an erase verification onto the at least one erase target block directly after performing the first erase operation, when the at least one erase target block is unallocated for storing the data.

4. The memory system according to claim 1 , wherein the memory device is configured to perform an erase verification onto the at least one program target block directly after performing the second erase operation.

5. The memory system according to claim 4 , wherein the controller is configured to perform a bad block management operation based on a verification result of whether the at least one erase target block is erased after the second erase operation is performed.

6. The memory system according to claim 1 , wherein the controller is configured to transfer a request for performing the two-step erase operation to the memory device even when no command is entered from a host.

7. The memory system according to claim 1 , wherein the memory device is configured to perform the second erase operation when the at least one program target block is allocated in response to a program command entered from a host.

8. The memory system according to claim 1 , wherein the memory device is configured to perform an erase verification onto the at least one program target block when the at least one program target block is allocated in response to a program command entered from a host.

9. A method for operating a memory system, comprising:

searching at least one memory block among a plurality of memory blocks as at least one erase target block;

performing a first erase operation to erase the at least one erase target block;

verifying at least one program target block in the at least one erase target block for storing data, after the first erase operation is performed; and

performing a second erase operation to the at least one erase target block, based on a verification result, before the data is programmed.

10. The method according to claim 9 , wherein an erase verification is not performed onto the at least one erase target block directly after performing the first erase operation, when the at least one erase target block is unallocated for storing the data.

11. The method according to claim 9 , wherein the first erase operation is performed even when no command is entered from a host.

12. The method according to claim 9 , further comprising:

performing a bad block management operation based on a verification result of whether the at least one program erase target block is erased after the second erase operation is performed.

13. The method according to claim 9 , further comprising:

allocating the at least one erase target block for at least one program target block based on a verification result of whether the at least one erase target block is erased.

14. The method according to claim 13 , further comprising:

performing an erase verification onto the at least one program target block when the at least one program target block is allocated in response to a program command entered from a host.

15. A method for operating a memory system, comprising:

selecting at least one memory block among a plurality of memory blocks as at least one erase target block;

performing a first erase operation to erase the at least one erase target block;

verifying whether the at least one program target block are completely erased;

allocating at least one program target block in the at least one erase target block for storing data, based on a verification result, after the first erase operation is performed; and

performing a second erase operation on the at least one program target block based on the verification result.

16. The method according to claim 15 , wherein the first erase operation includes 80 to 90% of an operation for erasing a memory block, and the second erase operation includes the remaining 10 to 20% of the operation for erasing the memory block.

17. The method according to claim 15 , wherein the first erase operation is performed onto the at least one erase target block before the at least one erase target block is allocated as the at least one program target block for storing data even when no command is entered from a host.

18. The method according to claim 17 , wherein an erase verification is not performed onto the at least one erase target block directly after the first erase operation.

19. The method according to claim 17 , wherein the first erase operation is performed onto plural erase target blocks at different timings or for different ends.

20. The method according to claim 19 , wherein the second erase operation is performed onto the plural erase target blocks sequentially or at substantially same time.

Priority Claims (1)
KR 10-2019-0003825 · Jan 11, 2019 · national
Continuity (2)
Continuation 16678771 · Nov 8, 2019
Related Publication 20210382647A1 · Dec 9, 2021