IP Library Granted Patent US 11,664,305
Granted Patent B2
US 11,664,305 · App. 16/455,662 · Granted May 30, 2023

Staggered lines for interconnect performance improvement and processes for forming such

Inventors: Kevin Lai Lin (Beaverton, OR); Manish Chandhok (Beaverton, OR); Miriam Reshotko (Portland, OR); Christopher Jezewski (Portland, OR); Eungnak Han (Portland, OR); Gurpreet Singh (Portland, OR); Sarah Atanasov (Beaverton, OR); Ian A. Young (Portland, OR)
Assignee: Intel Corporation
H01L23/5222H01L21/76802H01L23/528H01L23/5226
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,664,305
App. No.
16/455,662
Granted
May 30, 2023
Kind
B2
Abstract

An interconnect structure is disclosed. The interconnect structure includes a first line of interconnects and a second line of interconnects. The first line of interconnects and the second line of interconnects are staggered. The individual interconnects of the second line of interconnects are laterally offset from individual interconnects of the first line of interconnects. A dielectric material is adjacent to at least a portion of the individual interconnects of at least one of the first line of interconnects and the second line of interconnects.

Claims (31)

1. An interconnect structure, comprising:

a first line of interconnects;

a second line of interconnects, the first line of interconnects and the second line of interconnects are staggered, wherein individual interconnects of the second line of interconnects are laterally offset from individual interconnects of the first line of interconnects; and

a dielectric material adjacent to at least a portion of the individual interconnects of at least one of the first line of interconnects and the second line of interconnects.

2. The interconnect structure of claim 1 , further comprising air-gaps between the individual interconnects of the first line of interconnects.

3. The interconnect structure of claim 1 , further comprising air-gaps between the individual interconnects of the second line of interconnects.

4. The interconnect structure of claim 1 , wherein both the first line of interconnects and the second line of interconnects includes air-gaps between individual interconnects.

5. The interconnect structure of claim 1 , wherein the first line of interconnects and the second line of interconnects are at least partially surrounded by etch stop.

6. The interconnect structure of claim 1 , further comprising a dielectric layer above the first line of interconnects.

7. An interconnect structure, comprising:

a first line of interconnects;

a second line of interconnects, the first line of interconnects and the second line of interconnects are staggered wherein individual interconnects of the second line of interconnects are laterally offset from the individual interconnects of the first line of interconnects; and

a dielectric material occupies the space between individual interconnects of the first line of interconnects and individual interconnects of the second line of interconnects.

8. The interconnect structure of claim 7 , wherein the first line of interconnects is connected to a metal layer located below the second line of interconnects.

9. The interconnect structure of claim 7 , wherein the second line of interconnects is connected to a metal layer located above the first line of interconnects.

10. The interconnect structure of claim 7 , wherein the first line of interconnects and the second line of interconnects have different patterns.

11. The interconnect structure of claim 7 , wherein the first line of interconnects and the second line of interconnects have different widths and pitches.

12. The interconnect structure of claim 7 , wherein the first line of interconnects and the second line of interconnects have different heights.

13. The interconnect structure of claim 7 , wherein the first line of interconnects and the second line of interconnects overlap vertically.

14. The interconnect structure of claim 7 , wherein at least one interconnect of the first line of interconnects and at least one interconnect of the second line of interconnects together have a T structure.

15. The interconnect structure of claim 7 , further comprising at least one interconnect that is a part of both the first interconnect line and the second interconnect line and extends from the first interconnect line to the second interconnect line.

16. The interconnect structure of claim 7 , wherein a top or bottom portion of at least one of the first line of interconnects and the second line of interconnects is rounded.

17. The interconnect structure of claim 7 , wherein air-gaps extend the entire length of both the first line of interconnects and the second line of interconnects.

18. A system, comprising:

a storage component;

a plurality of integrated circuit die including one or more interconnection structures, the interconnection structures including:

a first line of interconnects;

a second line of interconnects, the first line of interconnects and the second line of interconnects are staggered, wherein individual interconnects of the second line of interconnects are laterally offset from the individual interconnects of the first line of interconnects; and

a dielectric material adjacent to at least a portion of the individual interconnects of at least one of the first line of interconnects and the second line of interconnects.

19. The system of claim 18 , wherein the first line of interconnects includes air-gaps between the individual interconnects of the first line of interconnects and the second line of interconnects includes dielectric material that fully occupies the space between the individual interconnects of the second line of interconnects.

20. The system of claim 18 , wherein the second line of interconnects includes air-gaps between the individual interconnects of the second line of interconnects and the first line of interconnects includes dielectric material that fully occupies the space between the individual interconnects of the second line of interconnects.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 17, 2025
From: INTEL CORPORATION
To: SK HYNIX NAND PRODUCT SOLUTIONS CORP. (DBA SOLIDIGM)
Reel/Frame 072851/0056 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 21, 2019
From: LIN, KEVIN LAI; CHANDHOK, MANISH; RESHOTKO, MIRIAM; JEZEWSKI, CHRISTOPHER; HAN, EUNGNAK; SINGH, GURPREET; ATANASOV, SARAH; YOUNG, IAN A.
To: INTEL CORPORATION
Reel/Frame 051080/0527 →
Continuity (1)
Related Publication 20200411427A1 · Dec 31, 2020