IP Library › Granted Patent US 11,714,138
Granted Patent B2
US 11,714,138 · App. 17/294,780 · Granted Aug 1, 2023

Semiconductor device, power storage device, and electronic device

Inventors: Kei Takahashi (Kanagawa, JP); Yuki Okamoto (Kanagawa, JP); Minato Ito (Kanagawa, JP); Takahiko Ishizu (Kanagawa, JP)
G01R31/396H01M10/48H02J7/0042H02J7/00712
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,714,138
App. No.
17/294,780
Granted
Aug 1, 2023
Kind
B2
Abstract

A semiconductor device that tests and/or monitors each of batteries provided in an assembled battery is provided. The semiconductor device includes a hysteresis comparator and a circuit, and the circuit has a function of setting a high-level side threshold voltage and a low-level side voltage of the hysteresis comparator. The circuit includes first and second capacitors. A first terminal of the first capacitor is electrically connected to a high-level side reference potential input terminal of the hysteresis comparator and a first terminal of the second capacitor is electrically connected to a low-level side reference potential input terminal of the hysteresis comparator. After a first reference potential is input to the high-level side reference potential input terminal and a second reference potential is input to the low-level side reference potential input terminal, a negative electrode of a cell is electrically connected to each second terminal of the first and second capacitors, whereby the potential of each first terminal of the first and second capacitors is changed.

Claims (49)

1. A power storage device comprising:

a circuit comprising a first input terminal and a second input terminal;

a hysteresis comparator comprising a first reference potential input terminal and a second reference potential input terminal; and

a cell configured to charge electricity,

wherein a positive electrode terminal of the cell is electrically connected to the second input terminal,

wherein a negative electrode terminal of the cell is electrically connected to the first input terminal,

wherein the circuit is configured to change a first reference potential of the first reference potential input terminal and a second reference potential of the second reference potential input terminal in accordance with a first potential input to the first input terminal,

wherein the circuit is configured to generate a third potential corresponding to the first potential of a negative electrode of the cell that is input to the first input terminal and a second potential of a positive electrode of the cell that is input to the second input terminal, and

wherein the third potential is input to an input terminal of the hysteresis comparator.

2. The power storage device according to claim 1 ,

wherein the circuit comprises a first switch, a second switch, a third switch, a fourth switch, a fifth switch, a sixth switch, a first resistor, a second resistor, a first capacitor, a second capacitor, and the second input terminal,

wherein a first terminal of the first resistor is electrically connected to a first terminal of the second resistor and the input terminal of the hysteresis comparator,

wherein a first terminal of the first switch is electrically connected to a first terminal of the first capacitor and the first reference potential input terminal,

wherein a first terminal of the second switch is electrically connected to a second terminal of the first capacitor,

wherein a first terminal of the third switch is electrically connected to the second terminal of the first capacitor,

wherein a first terminal of the fourth switch is electrically connected to a first terminal of the second capacitor and the second reference potential input terminal,

wherein a first terminal of the fifth switch is electrically connected to a second terminal of the second capacitor,

wherein a first terminal of the sixth switch is electrically connected to the second terminal of the second capacitor,

wherein the first input terminal is electrically connected to a second terminal of the third switch and a second terminal of the sixth switch,

wherein the second input terminal is electrically connected to a second terminal of the first resistor,

wherein the circuit is configured to retain the first reference potential in the first terminal of the first capacitor,

wherein the circuit is configured to retain the second reference potential in the first terminal of the second capacitor, and

wherein the circuit is configured to change the first reference potential retained in the first terminal of the first capacitor and the second reference potential retained in the first terminal of the second capacitor owing to capacitive coupling by input of the first potential to the first input terminal at the time when the first switch, the second switch, the fourth switch, and the fifth switch are each in an off state and the third switch and the sixth switch are each in an on state.

3. The power storage device according to claim 2 ,

wherein at least one of the first switch, the second switch, the third switch, the fourth switch, the fifth switch, and the sixth switch comprises a transistor comprising a metal oxide in a channel formation region.

4. A power storage device comprising:

a circuit comprising a first input terminal, a second input terminal, a first potential retention portion, and a second potential retention portion; and

a cell configured to charge electricity,

wherein a negative electrode terminal of the cell is electrically connected to the first input terminal,

wherein a positive electrode terminal of the cell is electrically connected to the second input terminal,

wherein the circuit is configured to retain a first reference potential in the first potential retention portion,

wherein the circuit is configured to retain a second reference potential in the second potential retention portion, and

wherein the circuit is configured to change the first reference potential of the first potential retention portion and the second reference potential of the second potential retention portion, in accordance with a first potential of the negative electrode terminal of the cell that is input to the first input terminal.

5. The power storage device according to claim 4 ,

wherein the circuit comprises a first switch, a second switch, a third switch, a fourth switch, a fifth switch, a sixth switch, a first resistor, a second resistor, a first capacitor, and a second capacitor,

wherein a first terminal of the first resistor is electrically connected to a first terminal of the second resistor,

wherein the first potential retention portion is electrically connected to a first terminal of the first switch and a first terminal of the first capacitor,

wherein a first terminal of the second switch is electrically connected to a second terminal of the first capacitor,

wherein a first terminal of the third switch is electrically connected to the second terminal of the first capacitor,

wherein the second potential retention portion is electrically connected to a first terminal of the fourth switch and a first terminal of the second capacitor,

wherein a first terminal of the fifth switch is electrically connected to a second terminal of the second capacitor,

wherein a first terminal of the sixth switch is electrically connected to the second terminal of the second capacitor,

wherein the first input terminal is electrically connected to a second terminal of the third switch and a second terminal of the sixth switch,

wherein the second input terminal is electrically connected to a second terminal of the first resistor, and

wherein the circuit is configured to change the first reference potential retained in the first potential retention portion and the second reference potential retained in the second potential retention portion owing to capacitive coupling by input of the first potential to the first input terminal at the time when the first switch, the second switch, the fourth switch, and the fifth switch are each in an off state and the third switch and the sixth switch are each in an on state.

6. The power storage device according to claim 5 ,

wherein at least one of the first switch, the second switch, the third switch, the fourth switch, the fifth switch, and the sixth switch comprises a transistor comprising a metal oxide in a channel formation region.

7. An electronic device comprising the power storage device according to claim 1 .

8. An electronic device comprising the power storage device according to claim 4 .

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: TAKAHASHI, KEI; OKAMOTO, YUKI; ITO, MINATO; ISHIZU, TAKAHIKO
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 056671/0536 →
Priority Claims (1)
JP 2018-219250 · Nov 22, 2018 · national
Continuity (1)
Related Publication 20220011375A1 · Jan 13, 2022
Cited By (1)
US 12,205,625