IP Library › Granted Patent US 11,721,634
Granted Patent B2
US 11,721,634 · App. 17/157,795 · Granted Aug 8, 2023

Conductive structure and wiring structure including the same

Inventor: Wen Hung Huang (Kaohsiung, TW)
Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.
H01L23/5389H01L21/486H01L21/4857H01L21/52H01L21/56H01L23/3121H01L23/5383H01L23/5384H01L23/5386
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,721,634
App. No.
17/157,795
Granted
Aug 8, 2023
Kind
B2
Abstract

A conductive structure includes a core portion, a plurality of electronic devices and a filling material. The core portion defines a cavity. The electronic devices are disposed in the cavity of the core portion. The filling material is disposed between the electronic devices and a sidewall of the cavity of the core portion.

Claims (9)

1. A wiring structure, comprising:

a low-density conductive structure including a core portion and a module, wherein the module is disposed in a cavity of the core portion, and the module includes at least one electronic device encapsulated in an encapsulant thereof; and

a high-density conductive structure disposed on the low-density conductive structure, wherein the low-density conductive structure further includes an upper circuit layer disposed on the core portion and covering the module and a top dielectric layer, wherein the top dielectric layer is in contact with the high-density conductive structure; and

a top circuit layer embedded in the top dielectric layer adjacent to a top surface of the top dielectric layer.

2. The wiring structure of claim 1 , wherein the low-density conductive structure further includes an upper dielectric layer, the upper circuit layer is disposed on the upper dielectric layer, and upper dielectric layer is in contact with a filling material disposed between a lateral surface of the module and an inner sidewall of the cavity of the core portion.

3. The wiring structure of claim 1 , wherein a top surface of the top dielectric layer is substantially coplanar with a top surface of the top circuit layer.

4. A wiring structure, comprising:

a low-density conductive structure including a core portion and a module, wherein the module is disposed in a cavity of the core portion, and the module includes at least one electronic device encapsulated in an encapsulant thereof; and

a high-density conductive structure disposed on the low-density conductive structure, wherein the low-density conductive structure further includes a plurality of interconnection vias disposed around the module, wherein one of the plurality of interconnection vias includes a base metallic layer disposed on a side wall of a through hole of the core portion.

Continuity (2)
Continuation 16399907 · Apr 30, 2019
Related Publication 20210151381A1 · May 20, 2021