IP Library Granted Patent US 11,764,161
Granted Patent B2
US 11,764,161 · App. 16/706,443 · Granted Sep 19, 2023

Ground connection for semiconductor device assembly

Inventors: Jong Sik Paek (Taichung, TW); Youngik Kwon (Taichung, TW); Yeongbeom Ko (Taichung, TW)
Assignee: Micron Technology, Inc.
H01L23/552H01L21/561H01L21/78H01L23/3128H01L23/49811H01L24/48H01L25/0657H01L2224/48227H01L2225/0651H01L2225/06562
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,764,161
App. No.
16/706,443
Granted
Sep 19, 2023
Kind
B2
Abstract

Semiconductor device assemblies with improved ground connections, and associated systems and methods are disclosed. In one embodiment, a semiconductor device assembly may include one or more semiconductor dies mounted on an upper surface of a package substrate. Further, the package substrate includes a bond pad disposed on the upper surface, which may be designated as a ground node for the semiconductor device assembly. The bond pad may be electrically connected to an electromagnetic interference (EMI) shield of the semiconductor device assembly through a conductive component attached to the bond pad and configured to be in contact with the EMI shield at a sidewall surface or a top surface of the semiconductor device assembly, thereby forming the ground connection. Such ground connection may reduce a processing time to form the EMI shield while improving yield and reliability performance of the semiconductor device assemblies.

Claims (18)

1. A semiconductor device assembly, comprising:

a semiconductor die;

a package substrate supporting the semiconductor die, the package substrate including a first bond pad for a common voltage node of the semiconductor device assembly;

a first bond wire configured to directly connect the first bond pad to a conductive shield that surrounds a package casing formed on the package substrate; and

a second bond wire configured to directly connect a second bond pad of the semiconductor die to the conductive shield, wherein the package casing includes an encapsulant that encloses the semiconductor die and the first and second bond wires.

2. The semiconductor device assembly of claim 1 , wherein the first bond wire terminates at a sidewall surface of the package casing to connect to the conductive shield.

3. The semiconductor device assembly of claim 1 , wherein the first bond wire extends to a top surface of the package casing where it connects to the conductive shield.

4. The semiconductor device assembly of claim 1 , wherein the first bond pad is on an upper surface of the package substrate to which the semiconductor die is mounted.

5. The semiconductor device assembly of claim 1 , wherein the conductive shield surrounds a perimeter of the package substrate.

6. The semiconductor device assembly of claim 1 , further comprising:

a third bond pad of the package substrate configured to connect to the common voltage node; and

a third bond wire coupling the third bond pad with the conductive shield.

7. The semiconductor device assembly of claim 1 , further comprising:

a third bond wire configured to couple a third bond pad of the semiconductor die with a fourth bond pad of the package substrate, wherein:

the first bond wire includes a first cross-sectional area greater than a second cross-sectional area of the third bond wire.

8. The semiconductor device assembly of claim 1 , wherein the semiconductor die is a first semiconductor die, and the semiconductor device assembly further comprises:

one or more second semiconductor dies, wherein:

the first semiconductor die is attached to the package substrate via the one or more second semiconductor dies such that the first semiconductor die is a top most semiconductor die of a stack of semiconductor dies including the first semiconductor die and the one or more second semiconductor dies.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2019
From: PAEK, JONG SIK; KWON, YOUNGIK; KO, YEONGBEOM
To: MICRON TECHNOLOGY, INC.
Reel/Frame 051224/0675 →
Continuity (1)
Related Publication 20210175182A1 · Jun 10, 2021