IP Library › Granted Patent US 11,776,478
Granted Patent B2
US 11,776,478 · App. 17/506,563 · Granted Oct 3, 2023

Electroluminescent display device

Inventors: Eui-Hyun Chung (Paju-si, KR); Sung-Hun Kim (Paju-si, KR); Da-Hye Shim (Paju-si, KR); Soon-Hwan Hong (Paju-si, KR)
Assignee: LG Display Co., Ltd.
G09G3/3258G09G3/3266G09G2310/08G09G2330/028
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,776,478
App. No.
17/506,563
Granted
Oct 3, 2023
Kind
B2
Abstract

An electroluminescent display device includes a display panel including a display region, which includes a plurality of pixel arrangement regions and a plurality of scan circuit regions between the plurality of pixel arrangement regions, and a non-display region around the display region; a scan driving circuit formed in the plurality of scan circuit regions, and a clock signal line transferring a clock signal, and a first voltage line and a second voltage line located at both sides of the clock signal line, the clock signal line and the first and second voltage lines being located in the scan circuit region, wherein the first voltage line transfers a low potential driving voltage which is supplied to a cathode corresponding to the display region.

Claims (63)

1. An electroluminescent display device, comprising:

a display panel including a display region, which includes a plurality of pixel arrangement regions and a plurality of scan circuit regions between the plurality of pixel arrangement regions, and a non-display region around the display region,

wherein each scan circuit region is interposed between two neighboring pixel arrangement regions;

a scan driving circuit formed in the plurality of scan circuit regions; and

a clock signal line transferring a clock signal, and a first voltage line and a second voltage line located at both sides of the clock signal line, the clock signal line and the first voltage line and the second voltage line being located in the scan circuit region,

wherein the first voltage line transfers a low potential driving voltage which is supplied to a cathode corresponding to the display region.

2. The electroluminescent display device of claim 1 , wherein the second voltage line transfers a low logic voltage or high logic voltage supplied to the scan driving circuit.

3. The electroluminescent display device of claim 1 , further comprising a first power line and a second power line which are located at opposite sides with the display region therebetween and are respectively connected to both ends of the first voltage line,

wherein the first power line and the second power line respectively overlap and contact a first edge portion and a second edge portion of the cathode.

4. The electroluminescent display device of claim 1 , wherein the pixel arrangement region includes a pixel block located along each row line of the display panel,

wherein the pixel block includes a plurality of pixels, and at least one common control circuit block located between the plurality of pixels,

wherein the pixel includes a plurality of sub-pixels emitting different colors, and

wherein the common control circuit block controls the plurality of sub-pixels of the pixel adjacent to the common control circuit block.

5. The electroluminescent display device of claim 4 , wherein a width of the common control circuit block is equal to a width of the scan circuit region.

6. The electroluminescent display device of claim 4 , wherein the sub-pixel includes a light emitting diode, a plurality of transistors including a driving transistor, and a storage capacitor which is connected between a gate electrode of the driving transistor and a common control node, and

wherein the common control node is applied with a voltage output from an output terminal of the common control circuit block.

7. The electroluminescent display device of claim 6 , wherein the plurality of transistors of the sub-pixel on a n th row line includes:

the driving transistor connected to the storage capacitor at a second node therebetween;

a first transistor connected to a gate line of the n th row line and a data line;

a second transistor connected to an emission line of the n th row line, applied with a high potential driving voltage, and connected to the first transistor at a first node;

a third transistor connected between a drain electrode and the gate electrode of the driving transistor;

a fourth transistor connected to a gate line of a (n−1) th row line, applied with an initialization voltage, and connected to the second node;

a fifth transistor connected to the emission line of the n th row line, connected to the drain electrode of the driving transistor at a third node, and connected to the light emitting diode at a fourth node; and

a sixth transistor connected to the gate line of the n th row line, applied with the initialization voltage, and connected to the fourth node.

8. The electroluminescent display device of claim 6 , wherein the common control circuit block located on a n th row line includes:

a first common control transistor connected to a gate line of a (n−1) th row line, applied with a reference voltage, and connected to the output terminal of the common control circuit block;

a second common control transistor connected to a gate line of the n th row line, applied with the reference voltage, and connected to the output terminal of the common control circuit block; and

a third common control transistor connected to an emission line of the n th row line, applied with a high potential driving voltage, and connected to the output terminal of the common control circuit block.

9. The electroluminescent display device of claim 1 , wherein the scan driving circuit includes a scan signal generating circuit generating a scan signal which is a gate signal or an emission signal, and

wherein the scan signal generating circuit includes a plurality of stages sequentially outputting the scan signal.

10. The electroluminescent display device of claim 9 , wherein each of the plurality of stages are formed separately in two neighboring scan circuit regions.

11. The electroluminescent display device of claim 9 , wherein at least one stage of the plurality of stages are formed in one of the two neighboring scan circuit regions, and other stages of the plurality of stages are formed in the other of the two neighboring scan circuit regions.

12. The electroluminescent display device of claim 9 , wherein each of the plurality of stages of the scan signal generating circuit generating the emission signal outputs the emission signal applied in common to two neighboring row lines of the display panel.

13. The electroluminescent display device of claim 1 , further comprising a transmission line transmitting a signal between neighboring scan circuit regions.

14. An electroluminescent display device, comprising:

a display panel including a display region, which includes a plurality of pixel arrangement regions and a plurality of scan circuit regions between the plurality of pixel arrangement regions, and a non-display region around the display region,

wherein each scan circuit region is interposed between two neighboring pixel arrangement regions;

a scan driving circuit formed in the plurality of scan circuit regions; and

a clock signal line transferring a clock signal, and a first voltage line and a second voltage line located at both sides of the clock signal line, the clock signal line and the first voltage line and the second voltage line being located in the scan circuit region,

wherein the first voltage line and the second voltage line transfer voltages of different DC waveforms.

15. The electroluminescent display device of claim 14 , wherein the first voltage line transfers a low potential driving voltage which is supplied to a cathode corresponding to the display region.

16. The electroluminescent display device of claim 14 , wherein the second voltage line transfers a low logic voltage or high logic voltage supplied to the scan driving circuit.

17. The electroluminescent display device of claim 15 , further comprising a first power line and a second power line which are located at opposite sides with the display region therebetween and are respectively connected to both ends of the first voltage line,

wherein the first power line and the second power line respectively overlap and contacts a first edge portion and a second edge portion of the cathode.

18. The electroluminescent display device of claim 14 , wherein the pixel arrangement region includes a pixel block located along each row line of the display panel,

wherein the pixel block includes a plurality of pixels, and at least one common control circuit block located between the plurality of pixels,

wherein the pixel includes a plurality of sub-pixels emitting different colors, and

wherein the common control circuit block controls the plurality of sub-pixels of the pixel adjacent to the common control circuit block.

19. The electroluminescent display device of claim 18 , wherein a width of the common control circuit block is equal to a width of the scan circuit region.

20. The electroluminescent display device of claim 18 , wherein the sub-pixel includes a light emitting diode, a plurality of transistors including a driving transistor, and a storage capacitor which is connected between a gate electrode of the driving transistor and a common control node, and

wherein the common control node is applied with a voltage output from an output terminal of the common control circuit block.

21. An electroluminescent display device, comprising:

a display panel including a display region, which includes a plurality of pixel arrangement regions and a plurality of scan circuit regions between the plurality of pixel arrangement regions, and a non-display region around the display region;

a scan driving circuit formed in the plurality of scan circuit regions; and

a clock signal line transferring a clock signal, and a first voltage line and a second voltage line located at both sides of the clock signal line, the clock signal line and the first voltage line and the second voltage line being located in the scan circuit region,

wherein the first voltage line transfers a low potential driving voltage which is supplied to a cathode corresponding to the display region,

wherein the clock signal line is interposed between the first voltage line and the second voltage line.

22. An electroluminescent display device, comprising:

a display panel including a display region, which includes a plurality of pixel arrangement regions and a plurality of scan circuit regions between the plurality of pixel arrangement regions, and a non-display region around the display region;

a scan driving circuit formed in the plurality of scan circuit regions; and

a clock signal line transferring a clock signal, and a first voltage line and a second voltage line located at both sides of the clock signal line, the clock signal line and the first voltage line and the second voltage line being located in the scan circuit region,

wherein the first voltage line and the second voltage line transfer voltages of different DC waveforms,

wherein the clock signal line is interposed between the first voltage line and the second voltage line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2022
From: CHUNG, EUI-HYUN; KIM, SUNG-HUN; SHIM, DA-HYE; HONG, SOON-HWAN
To: LG DISPLAY CO., LTD.
Reel/Frame 058641/0662 →
Priority Claims (1)
KR 10-2020-0136733 · Oct 21, 2020 · national
Continuity (1)
Related Publication 20220122541A1 · Apr 21, 2022