IP Library › Granted Patent US 11,778,920
Granted Patent B2
US 11,778,920 · App. 17/738,001 · Granted Oct 3, 2023

Semiconductor device and method for fabricating the same

Inventors: Hui-Lin Wang (Taipei, TW); Po-Kai Hsu (Tainan, TW); Hung-Yueh Chen (Hsinchu, TW); Yu-Ping Wang (Hsinchu, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H10N50/01H10N50/80H10B61/00H10N50/85
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,778,920
App. No.
17/738,001
Granted
Oct 3, 2023
Kind
B2
Abstract

A semiconductor device includes a magnetic tunneling junction (MTJ) on a substrate, a cap layer adjacent to and directly contacting the MTJ, a first inter-metal dielectric (IMD) layer around the MTJ, a top electrode on the MTJ, a metal interconnection under the MTJ, and a second IMD layer around the metal interconnection. Preferably, the cap layer is a single layer structure made of dielectric material and an edge of the cap layer contacts the first IMD layer directly.

Claims (11)

1. A semiconductor device, comprising:

a magnetic tunneling junction (MTJ) on a substrate;

a cap layer adjacent to and directly contacting the MTJ, wherein the cap layer is a single layer structure made of dielectric material; and

a first inter-metal dielectric (IMD) layer around the MTJ, wherein an edge of the cap layer contacts the first IMD layer directly and a top surface of the cap layer is even with a top surface of the first IMD layer.

2. The semiconductor device of claim 1 , further comprising:

a top electrode on the MTJ;

a metal interconnection under the MTJ; and

a second IMD layer around the metal interconnection, wherein the cap layer is adjacent to the top electrode and the MTJ and on the second IMD layer.

3. The semiconductor device of claim 2 , wherein an edge of the cap layer is aligned with an edge of the second IMD layer.

4. The semiconductor device of claim 2 , wherein an edge of the second IMD layer contacts the first IMD layer.

5. The semiconductor device of claim 2 , wherein top surfaces of the top electrode and the cap layer are coplanar.

Priority Claims (1)
TW 108144115 · Dec 3, 2019 · national
Continuity (2)
Continuation 16732359 · Jan 2, 2020
Related Publication 20220263017A1 · Aug 18, 2022