IP Library › Granted Patent US 11,821,964
Granted Patent B2
US 11,821,964 · App. 16/927,918 · Granted Nov 21, 2023

Magnetoresistive random access memory and method for fabricating the same

Inventors: Hui-Lin Wang (Taipei, TW); Chen-Yi Weng (New Taipei, TW); Che-Wei Chang (Taichung, TW); Si-Han Tsai (Taichung, TW); Ching-Hua Hsu (Kaohsiung, TW); Jing-Yin Jhang (Tainan, TW); Yu-Ping Wang (Hsinchu, TW)
Assignee: UNITED MICROELECTRONICS CORP.
G01R33/093G01R33/098G11C11/02H10B61/00H10N50/01H10N50/10H10N50/80H10N50/85
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,821,964
App. No.
16/927,918
Granted
Nov 21, 2023
Kind
B2
Abstract

A method for fabricating semiconductor device includes the steps of first forming a magnetic tunneling junction (MTJ) stack on a substrate, in which the MTJ stack includes a pinned layer on the substrate, a barrier layer on the pinned layer, and a free layer on the barrier layer. Next, a top electrode is formed on the MTJ stack, the top electrode, the free layer, and the barrier layer are removed, a first cap layer is formed on the top electrode, the free layer, and the barrier layer, and the first cap layer and the pinned layer are removed to form a MTJ and a spacer adjacent to the MTJ.

Claims (7)

1. A semiconductor device, comprising:

a magnetic tunneling junction (MTJ) on a substrate, wherein the MTJ comprises:

a pinned layer on the substrate;

a barrier layer on the pinned layer;

a free layer on the barrier layer, wherein a width of the barrier layer is different from a width of the pinned layer and equal to a width of the free layer;

a spacer adjacent to the barrier layer and the free layer, wherein the spacer comprises an upper case I-shape and a sidewall of the spacer is aligned with a sidewall of the pinned layer; and

a cap layer adjacent to the spacer and the pinned layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 13, 2020
From: WANG, HUI-LIN; WENG, CHEN-YI; CHANG, CHE-WEI; TSAI, SI-HAN; HSU, CHING-HUA; JHANG, JING-YIN; WANG, YU-PING
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 053196/0028 →
Priority Claims (1)
CN 202010546950.X · Jun 16, 2020 · national
Continuity (1)
Related Publication 20210389394A1 · Dec 16, 2021