IP Library › Granted Patent US 11,841,795
Granted Patent B2
US 11,841,795 · App. 17/587,088 · Granted Dec 12, 2023

Storage device for setting a flag in a mapping table according to a sequence number and operating method thereof

Inventor: Min Jun Jang (Gyeonggi-do, KR)
Assignee: SK hynix Inc.
G06F12/0246G06F2212/7201
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,841,795
App. No.
17/587,088
Granted
Dec 12, 2023
Kind
B2
Abstract

A storage device includes: a memory device including a plurality of memory blocks; a buffer memory device including first and second buffers which temporarily store write data; and a memory controller for controlling the memory device and the buffer memory device to perform a write operation of storing the write data in the memory device. The memory controller allocates a command to a mapping table including mapping information corresponding to a physical address according to a reception order of the command, when the memory controller receives the command from a host, and controls the buffer memory device such that write data is temporarily stored in a corresponding one of the first and second buffers. When write data temporarily stored in the first or second buffer is flushed to the memory device, the memory controller updates the mapping table, using mapping information corresponding to the flushed write data.

Claims (30)

1. A storage device comprising:

a memory device including a plurality of memory blocks;

a buffer memory device including a first buffer and a second buffer; and

a memory controller configured to control the memory device and the buffer memory device to perform a write operation of storing a-write data in the memory device, wherein the memory controller is further configured to:

allocate a sequence number to a command, when the memory controller receives the command from a host, according to a reception order of the command;

store the write data, corresponding to the command, to one of the first buffer and the second buffer according to an attribute of the command;

map, when the write data is flushed to the memory device, a logical address, corresponding to the command, to a physical address, wherein the physical address is allocated prior to mapping the logical address to the physical address;

map, when a migration operation of moving data stored in a first block to a second block is performed, a logical address corresponding to the migration operation to a physical address subsequent to the flushed write data; and

reallocate, when an already-allocated command exists at the subsequent physical address, the already-allocated command to a physical address subsequent to the subsequent physical address.

2. The storage device of claim 1 , wherein the memory controller is further configured to:

read a mapping table which includes mapping information of a physical address and a logical address for at least one open block among the plurality of memory blocks from the memory device;

store the mapping table to the buffer memory device; and

update the mapping table.

3. The storage device of claim 1 , wherein the memory controller is further configured to control, when one of the first buffer and the second buffer is fully filled, the buffer memory device to flush, to the memory device, write data temporarily stored in the fully filled buffer.

4. The storage device of claim 3 , wherein the memory controller is further configured to control, when logical addresses are mapped to all physical addresses included in a mapping table which includes mapping information of the physical addresses and the logical addresses, the buffer memory device to flush all write data stored in the buffer memory device to the memory device.

5. The storage device of claim 3 , wherein the memory controller is further configured to control, when a command, corresponding to write data having a size greater than a remaining capacity of the buffer memory device, is input from the host, the buffer memory device to flush all write data stored in the buffer memory device to the memory device.

6. A storage device comprising:

a buffer memory device including a mapping table including mapping information of a physical address and a logical address of a memory device; and

a memory controller configured to:

allocate a sequence number to a command, when the memory controller receives the command from a host, according to a reception order of the command;

store a-write data, corresponding to the command, to one of a first buffer and a second buffer, which are included in the buffer memory device, according to an attribute of the command;

map, when the write data is flushed to the memory device, a logical address, corresponding to the command, to a physical address, wherein the physical address is allocated prior to mapping the logical address to the physical address;

map, when a migration operation of moving data stored in a first block to a second block is performed, a logical address corresponding to the migration operation to a physical address subsequent to the flushed write data; and

reallocate, when an already-allocated command exists at the subsequent physical address, the already-allocated command to a physical address subsequent to the subsequent physical address.

7. The storage device of claim 6 , wherein the memory controller is further configured to:

read, from the memory device, a mapping table which includes mapping information of a physical address and a logical address for at least one open block among a plurality of memory blocks included in the memory device;

store the mapping table to the buffer memory device; and

update the mapping table.

8. The storage device of claim 6 , wherein the memory controller is further configured to control, when one of the first buffer and the second buffer is fully filled, the buffer memory device to flush, to the memory device, write data temporarily stored in the fully filled buffer.

9. The storage device of claim 8 , wherein the memory controller is further configured to control, when a command, corresponding to write data having a size greater than a remaining capacity of the buffer memory device, is input from the host, the buffer memory device to flush all write data stored in the buffer memory device to the memory device.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2022
From: JANG, MIN JUN
To: SK HYNIX INC.
Reel/Frame 058807/0586 →
Priority Claims (1)
KR 10-2021-0031622 · Mar 10, 2021 · national
Continuity (1)
Related Publication 20220292029A1 · Sep 15, 2022