IP Library › Granted Patent US 11,849,583
Granted Patent B2
US 11,849,583 · App. 17/373,142 · Granted Dec 19, 2023

Semiconductor device and method of manufacturing semiconductor device

Inventors: Moon Sik Seo (Icheon-si, KR); Dae Hwan Yun (Icheon-si, KR)
Assignee: SK hynix Inc.
H10B43/27H01L21/0214H01L21/0223H01L21/02164H01L29/40114H01L29/40117H10B41/27H10B63/34H10B63/845H10N70/041H10N70/066
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,849,583
App. No.
17/373,142
Granted
Dec 19, 2023
Kind
B2
Abstract

A method of manufacturing a semiconductor device may include forming a stack with alternately stacked first material layers and second material layers, forming an opening passing through the stack, forming a memory layer in the opening, forming a slit passing through the stack and exposing the first material layers and the second material layers, and forming first barrier patterns, without removing the second material layers, by partially oxidizing the memory layer through the second material layers.

Claims (27)

1. A method of manufacturing a semiconductor device, the method comprising:

forming a stack with alternately stacked first material layers and second material layers;

forming an opening passing through the stack;

forming a memory layer in the opening;

forming a slit passing through the stack and exposing the first material layers and the second material layers; and

forming first barrier patterns, without removing the second material layers, by partially oxidizing the memory layer through the second material layers.

2. The method of claim 1 , wherein forming the first barrier patterns comprises selectively oxidizing portions of the memory layer that correspond to the second material layers.

3. The method of claim 1 , wherein forming the first barrier patterns comprises partially oxidizing a portion of the memory layer to a certain thickness.

4. The method of claim 3 , wherein each of the first barrier patterns includes a sidewall that faces the memory layer, and

wherein the sidewall includes a curved surface.

5. The method of claim 1 , wherein forming the first barrier patterns comprises forming memory patterns that are separated from each other by the first barrier patterns.

6. The method of claim 5 , wherein the first barrier patterns are positioned to correspond with the second material layers, and the memory patterns are positioned to correspond with the first material layers.

7. The method of claim 5 , wherein each of the first barrier patterns includes a sidewall that faces the memory patterns, and

wherein the sidewall includes a curved surface.

8. The method of claim 1 , wherein the first barrier patterns include silicon nitride oxide, silicon oxide, or a combination thereof.

9. The method of claim 1 , wherein forming the first barrier patterns comprises supplying an oxygen source gas through the slit.

10. The method of claim 9 , wherein the oxygen source gas includes H 2 O gas, O 2 gas, N 2 O gas, NO gas, or a combination thereof.

11. The method of claim 1 , further comprising:

forming second barrier patterns on a sidewall of the first material layers that are exposed through the slit.

12. The method of claim 11 , wherein the first barrier patterns and the second barrier patterns are formed by supplying an oxygen source gas through the slit.

13. The method of claim 11 , wherein the second barrier patterns include silicon nitride oxide, silicon oxide, or a combination thereof.

14. The method of claim 11 , further comprising:

removing the second barrier patterns; and

replacing the first material layers with third material layers.

15. The method of claim 1 , further comprising:

forming a blocking layer in the opening,

wherein, in forming the first barrier patterns, an oxygen source gas that is supplied through the slit is permeated through the second material layers and the blocking layer to oxidize the memory layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 12, 2021
From: SEO, MOON SIK; YUN, DAE HWAN
To: SK HYNIX INC.
Reel/Frame 056826/0127 →
Priority Claims (1)
KR 10-2021-0017031 · Feb 5, 2021 · national
Continuity (1)
Related Publication 20220254806A1 · Aug 11, 2022