IP Library › Granted Patent US 11,855,185
Granted Patent B2
US 11,855,185 · App. 17/198,133 · Granted Dec 26, 2023

Multilayer masking layer and method of forming same

Inventors: Wen-Ju Chen (Taipei, TW); Chung-Ting Ko (Kaohsiung, TW); Ya-Lan Chang (Toufen Township, TW); Ting-Gang Chen (Taipei, TW); Tai-Chun Huang (Hsinchu, TW); Chi On Chui (Hsinchu, TW)
Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
H01L29/66795H01L21/02178H01L21/0332H01L21/823431H01L29/0669H01L29/66636H01L29/785
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,855,185
App. No.
17/198,133
Granted
Dec 26, 2023
Kind
B2
Abstract

A method includes forming a semiconductor layer over a substrate; etching a portion of the semiconductor layer to form a first recess and a second recess; forming a first masking layer over the semiconductor layer; performing a first thermal treatment on the first masking layer, the first thermal treatment densifying the first masking layer; etching the first masking layer to expose the first recess; forming a first semiconductor material in the first recess; and removing the first masking layer.

Claims (47)

1. A method, comprising:

forming a semiconductor layer over a substrate;

etching a portion of the semiconductor layer to form a first recess and a second recess;

forming a first-type masking layer over the semiconductor layer, the forming the first-type masking layer comprising:

forming a first masking layer over the semiconductor layer, the first masking layer being a metal oxide; and

forming a second masking layer, wherein the forming the second masking layer comprises modifying the first masking layer with a first chemical to convert an upper portion of the first masking layer to the second masking layer, wherein after forming the second masking layer, the first masking layer is interposed between the substrate and an entirety of the second masking layer;

etching the first-type masking layer to expose the semiconductor layer;

forming a first semiconductor material in the first recess; and

removing the first-type masking layer.

2. The method of claim 1 , wherein the first masking layer comprises aluminum oxide.

3. The method of claim 1 , wherein after the modifying the first masking layer, the second masking layer comprises a concentration gradient of an element of the first chemical.

4. The method of claim 1 , wherein after the modifying the first masking layer, an entire thickness of the second masking layer comprises a same concentration of an element of the first chemical.

5. The method of claim 1 further comprising:

forming a second-type masking layer over the semiconductor layer;

etching the second-type masking layer to expose the semiconductor layer; and

forming a second semiconductor material in the second recess.

6. A method, comprising:

forming a semiconductor layer over a first substrate;

etching the semiconductor layer to form a first recess in a first region and a second recess in a second region;

depositing a first portion of a first masking layer over the first region and the second region, the first masking layer being a metal oxide;

forming a second masking layer over the first portion of the first masking layer, wherein the forming the second masking layer comprises converting a second portion of the first masking layer to the second masking layer;

removing the first masking layer and the second masking layer from the second region;

forming a first epitaxial source/drain region in the second recess;

removing a remainder of the first masking layer and a remainder of the second masking layer;

depositing a first portion of a third masking layer over the first region and the second region;

forming a fourth masking layer over the first portion of the third masking layer;

removing the third masking layer and the fourth masking layer from the first region;

forming a second epitaxial source/drain region in the first recess;

removing a remainder of the third masking layer and a remainder of the fourth masking layer; and

forming a gate structure over the semiconductor layer.

7. The method of claim 6 , wherein the metal oxide comprises aluminum oxide.

8. A method, comprising:

depositing a first masking layer over a substrate, wherein the first masking layer has a first total thickness;

forming a second masking layer over the first masking layer, after the forming the second masking layer, the first masking layer has a second total thickness less than the first total thickness, wherein the second masking layer has a third total thickness, and wherein a sum of the second total thickness and the third total thickness is about equal to the first total thickness;

etching the first masking layer and the second masking layer to expose a portion of the substrate;

growing first semiconductor nodules over the second masking layer and a second semiconductor material over the portion of the substrate; and

etching to remove an entire remainder of the first masking layer and an entire remainder of the second masking layer.

9. The method of claim 8 , wherein the first semiconductor nodules comprise discontinuous nodules, and wherein the second semiconductor material is continuous.

10. The method of claim 8 , wherein the forming the second masking layer comprises treating an upper portion of the first masking layer.

11. The method of claim 8 , wherein the forming the second masking layer comprises attaching functional groups to an exposed upper surface of the first masking layer.

12. The method of claim 8 , wherein the forming the second masking layer over the first masking layer comprises treating the first masking layer with an impurity.

13. The method of claim 12 , wherein the impurity in the second masking layer has a linear concentration profile from an interface with the first masking layer to an opposing surface of the second masking layer.

14. The method of claim 8 , wherein the first masking layer comprises a metal oxide.

15. The method of claim 8 , further comprising:

forming a first semiconductor fin and a second semiconductor fin over the substrate; and

forming a gate spacer layer over the first semiconductor fin and the second semiconductor fin.

16. The method of claim 15 , wherein depositing the first masking layer over the substrate comprises depositing the first masking layer over the gate spacer layer.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE TYPOGRAPHICAL ERROR IN THE FIFTH ASSIGNOR'S NAME PREVIOUSLY RECORDED AT REEL: 055886 FRAME: 0731. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Apr 13, 2021
From: CHEN, WEN-JU; KO, CHUNG-TING; CHANG, YA-LAN; CHEN, TING-GANG; HUANG, TAI-CHUN; CHUI, CHI ON
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 055909/0626 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 9, 2021
From: CHEN, WEN-JU; KO, CHUNG-TING; CHANG, YA-LAN; CHEN, TING-GANG; HUANG, TAI-CHUN; CHUI, CHI ON
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 055886/0731 →
Continuity (2)
Provisional Application 63052604 · Jul 16, 2020
Related Publication 20220020865A1 · Jan 20, 2022
Cited By (1)
US 12,191,370