IP Library › Granted Patent US 11,894,480
Granted Patent B2
US 11,894,480 · App. 17/429,500 · Granted Feb 6, 2024

Low leakage current germanium-on-silicon photo-devices

Inventors: Eran Katzir (Jerusalem, IL); Vincent Immer (Zichron-Yaakov, IL); Omer Kapach (Jerusalem, IL); Avraham Bakal (Tel Aviv, IL); Uriel Levy (Kiryat-Ono, IL)
Assignee: TriEye Ltd.
H01L31/109H01L31/028H01L31/03125H01L31/1812H01L31/103
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,894,480
App. No.
17/429,500
Granted
Feb 6, 2024
Kind
B2
Abstract

Germanium (Ge)-Silicon (Si) structures, optoelectronic devices and method for forming same. A structure comprises a Si substrate, a Ge seed layer and a Ge epitaxial layer separated by respective interfaces that share a common plane normal, wherein the Si substrate and the Ge seed layer have a same first doping type with a first doping level, and a locally doped region formed in the Si layer adjacent to the Ge seed layer and having a second doping type with a second doping level, wherein the locally doped region is designed to reduce leakage currents between the Si substrate and the Ge epitaxial layer when an electrical bias is applied to the structure.

Claims (24)

1. A semiconductor structure, comprising:

a) a silicon (Si) substrate, a Germanium (Ge) seed layer and a Ge epitaxial layer separated by respective interfaces that share a common plane normal, wherein the Si substrate and the Ge seed layer have a same first doping type with a first doping level; and

b) a locally doped region formed in the Si layer adjacent to the Ge seed layer and having a second doping type with a second doping level, wherein the locally doped region is designed to reduce leakage currents between the Si substrate and the Ge epitaxial layer when an electrical bias is applied to the structure.

2. The semiconductor structure of claim 1 , wherein the first doping type is n-type and wherein the second doping type is p-type.

3. The semiconductor structure of claim 1 , wherein the first doping type is p-type and wherein the second doping type is n-type.

4. The semiconductor structure of claim 1 , wherein the Ge epitaxial layer has a doping type that is the same as the first doping type.

5. The semiconductor structure of claim 1 , wherein the Ge epitaxial layer has intrinsic doping.

6. The semiconductor structure of claim 1 , wherein the second doping level is higher than the first doping level.

7. An optoelectronic device, comprising:

a) a silicon (Si) substrate, a Germanium (Ge) seed layer and a Ge epitaxial layer separated by respective interfaces that share a common plane normal, wherein the Si substrate and the Ge seed layer have a same first doping type with a first doping level;

b) a locally doped region formed in the Si layer adjacent to the Ge seed layer and having a second doping type with a second doping level, wherein the locally doped region is designed to reduce leakage currents between the Si substrate and the Ge epitaxial layer when an electrical bias is applied to the structure; and

c) biasing means for applying the electrical bias between the Si substrate and the Ge epitaxial layer.

8. The optoelectronic device of claim 7 , wherein the first doping type is n-type and wherein the second doping type is p-type.

9. The optoelectronic device of claim 7 , wherein the first doping type is p-type and wherein the second doping type is n-type.

10. The optoelectronic device of claim 7 , wherein the Ge epitaxial layer has a doping type that is the same as the first doping type.

11. The optoelectronic device of claim 7 , wherein the Ge epitaxial layer has intrinsic doping.

12. The optoelectronic device of claim 7 , wherein the second doping level is higher than the first doping level.

13. A method, comprising: forming a structure a silicon (Si) substrate, a Germanium (Ge) seed layer and a Ge epitaxial layer separated by respective interfaces that share a common plane normal, wherein the Si substrate and the Ge seed layer have a same first doping type with a first doping level, and a locally doped region formed in the Si layer adjacent to the Ge seed layer and having a second doping type with a second doping level, wherein the locally doped region is designed to reduce leakage currents between the Si substrate and the Ge epitaxial layer when an electrical bias is applied to the structure.

14. The method of claim 13 , further comprising forming biasing means for applying the electrical bias between the Si substrate and the Ge epitaxial layer.

15. The method of claim 13 , wherein the first doping type is n-type and wherein the second doping type is p-type.

16. The method of claim 13 , wherein the first doping type is p-type and wherein the second doping type is n-type.

17. The method of claim 13 , wherein the Ge epitaxial layer has a doping type that is the same as the first doping type.

18. The method of claim 13 , wherein the Ge epitaxial layer has intrinsic doping.

19. The method of claim 13 , wherein the second doping level is higher than the first doping level.

Assignments (2)
SECURITY INTEREST Recorded Jun 1, 2022
From: TRIEYE LTD.
To: BANK LEUMI LE-ISRAEL B.M.
Reel/Frame 060062/0382 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2022
From: KATZIR, ERAN; IMMER, VINCENT; KAPACH, OMER; BAKAL, AVRAHAM; LEVY, URIEL
To: TRIEYE LTD.
Reel/Frame 059742/0448 →
Continuity (1)
Related Publication 20220131024A1 · Apr 28, 2022