IP Library › Granted Patent US 11,894,811
Granted Patent B2
US 11,894,811 · App. 17/135,331 · Granted Feb 6, 2024

Operational amplifier, radio frequency circuit, and electronic device

Inventors: Taotao Yan (Shanghai, CN); Kerou Wang (Shanghai, CN); Wei Wu (Shenzhen, CN)
Assignee: HUAWEI TECHNOLOGIES CO., LTD.
H03F1/42H03F3/4521H03F2200/36H03F2200/451
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,894,811
App. No.
17/135,331
Granted
Feb 6, 2024
Kind
B2
Abstract

An operational amplifier includes a first amplifying unit, a second amplifying unit, a current source, a first compensation capacitor, and a second compensation capacitor. The first amplifying unit includes a first input transistor, a second input transistor, a third input transistor, and a fourth input transistor. The second amplifying unit includes a fifth input transistor, a sixth input transistor, a seventh input transistor, and an eighth input transistor. One end of the first compensation capacitor is coupled to a drain of the seventh input transistor, and the other end of the first compensation capacitor is coupled to a gate of the eighth input transistor. One end of the second compensation capacitor is coupled to a drain of the eighth input transistor, and the other end of the second compensation capacitor is coupled to a gate of the seventh input transistor.

Claims (229)

1. An operational amplifier, comprising:

a first amplifying unit;

a second amplifying unit coupled to the first amplifying unit;

a current source coupled to the first amplifying unit and comprising:

a first current source end; and

a second current source end;

a first compensation capacitor coupled to the second amplifying unit;

a second compensation capacitor coupled to the second amplifying unit;

a first input end coupled to the first current source end;

a second input end;

a first voltage input end coupled to the first amplifying unit and the second amplifying unit, wherein the first voltage input end is a first differential voltage signal input end; and

a second voltage input end coupled to the first amplifying unit and the second amplifying unit, wherein the second voltage input end is a second differential voltage signal input end,

wherein the first amplifying unit comprises:

a first transistor coupled to the first voltage input end and comprising:

a first source coupled to the second current source end;

a first gate; and

a first drain;

a second transistor coupled to the second voltage input end and comprising:

a second source coupled to the second current source end;

a second gate; and

a second drain;

a third transistor comprising:

a third source coupled to the second input end;

a third gate; and

a third drain; and

a fourth transistor comprising:

a fourth source coupled to the second input end;

a fourth gate coupled to the gate of the third transistor; and

a fourth drain,

wherein the second amplifying unit comprises:

a fifth transistor coupled to the second voltage input end and comprising:

a fifth source coupled to the first voltage end;

a fifth gate; and

a fifth drain coupled to the first compensation capacitor, wherein the fifth drain is a first differential voltage signal output end and configured to output a first signal;

a sixth transistor coupled to the first voltage input end and comprising:

a sixth source coupled to the first voltage end;

a sixth gate; and

a sixth drain coupled to the second compensation capacitor, wherein the sixth drain is a second differential voltage signal output end and configured to output a second signal that is different from the first signal;

a seventh transistor comprising:

a seventh source coupled to the second input end;

a seventh gate coupled to the second drain, the fourth drain, and the second compensation capacitor; and

a seventh drain coupled to the first compensation capacitor; and

an eighth transistor comprising:

an eighth source coupled to the second input end;

an eighth gate directly coupled to the first drain, the third drain, and the first compensation capacitor; and

an eighth drain coupled to the second compensation capacitor.

2. The operational amplifier of claim 1 , wherein a first capacitance value of the first compensation capacitor is equal to a second capacitance value of the second compensation capacitor.

3. The operational amplifier of claim 1 , wherein the first amplifying unit further comprises:

a first resistor comprising:

a first end coupled to the first drain and the third drain; and

a second end coupled to the third gate and the fourth gate; and

a second resistor comprising:

a first end coupled to the second end of the first resistor; and

a second end coupled to the second drain and the fourth drain.

4. The operational amplifier of claim 1 , wherein the second amplifying unit further comprises:

a first capacitor including a first parasitic capacitance, wherein the first capacitor comprises:

a first end coupled the seventh gate; and

a second end coupled to the second input end; and

a second capacitor comprising including a second parasitic capacitance, wherein the second capacitor comprises:

a first end coupled to the eighth gate; and

a second end coupled to the second input end.

5. The operational amplifier of claim 1 , wherein the operational amplifier further comprises:

a third compensation capacitor comprising:

a first end coupled to the first drain; and

a second end coupled to the second gate; and

a fourth compensation capacitor comprising:

a first end coupled to the second drain; and

a second end coupled to the first gate.

6. The operational amplifier of claim 5 , wherein a third capacitance value of the third compensation capacitor is equal to a fourth capacitance value of the fourth compensation capacitor.

7. The operational amplifier of claim 1 , wherein the first amplifying unit further comprises:

a third capacitor including a third parasitic capacitance, wherein the third capacitor comprises:

a first end coupled to the first gate; and

a second end coupled to a ground; and

a fourth capacitor including a fourth parasitic capacitance, wherein the fourth capacitor comprises:

a first end coupled to the second gate; and

a second end coupled to the ground.

8. The operational amplifier of claim 1 , further comprising a second voltage end, wherein the second amplifying unit further comprises:

a first input capacitor comprising:

a first end coupled to the second gate; and

a second end coupled to the fifth gate;

a second input capacitor comprising:

a first end coupled to the first gate; and

a second end coupled to the sixth gate;

a third resistor comprising:

a first end coupled to the second end of the first input capacitor; and

a second end coupled to the second voltage end; and

a fourth resistor comprising:

a first end coupled to the second end of the second input capacitor; and

a second end coupled to the second voltage end.

9. The operational amplifier of claim 1 , wherein the first input end is a first voltage end and the second input end is a ground end, wherein the first transistor, the second transistor, the fifth transistor, and the sixth transistor are all P-type transistors, and wherein the third transistor, the fourth transistor, the seventh transistor, and the eighth transistor are all N-type transistors.

10. The operational amplifier of claim 1 , wherein the first input end is a ground end and the second input end is a first voltage end, wherein the first transistor, the second transistor, the fifth transistor, and the sixth transistor are all N-type transistors, and wherein the third transistor, the fourth transistor, the seventh transistor, and the eighth transistor are all P-type transistors.

11. The operational amplifier of claim 1 , wherein a first amplification coefficient of the first transistor is equal to a second amplification coefficient of the second transistor, a third amplification coefficient of the third transistor is equal to a fourth amplification coefficient of the fourth transistor, a fifth amplification coefficient of the fifth transistor is equal to a sixth amplification coefficient of the sixth transistor, and a seventh amplification coefficient of the seventh transistor is equal to an eighth amplification coefficient of the eighth transistor.

12. A radio frequency circuit comprising:

an operational amplifier comprising:

a first amplifying unit;

a second amplifying unit coupled to the first amplifying unit;

a current source coupled to the first amplifying unit and comprising:

a first current source end; and

a second current source end;

a first compensation capacitor coupled to the second amplifying unit;

a second compensation capacitor coupled to the second amplifying unit;

a first input end coupled to the first current source end;

a second input end;

a first voltage input end coupled to the first amplifying unit and the second amplifying unit, wherein the first voltage input end is a first differential voltage signal input end; and

a second voltage input end coupled to the first amplifying unit and the second amplifying unit, wherein the second voltage input end is a second differential voltage signal input end,

wherein the first amplifying unit comprises:

a first transistor coupled to the first voltage input end and comprising:

a first source coupled to the second current source end;

a first gate; and

a first drain;

a second transistor coupled to the second voltage input end and comprising:

a second source coupled to the second current source end;

a second gate; and

a second drain;

a third transistor comprising:

a third source coupled to the second input end;

a third gate; and

a third drain; and

a fourth transistor comprising:

a fourth source coupled to the second input end;

a fourth gate coupled to the third gate; and

a fourth drain,

wherein the second amplifying unit comprises:

a fifth transistor coupled to the second voltage input end and comprising:

a fifth source coupled to the first voltage end;

a fifth gate; and

a fifth drain coupled to the first compensation capacitor, wherein the fifth drain is a first differential voltage signal output end and configured to output a first signal;

a sixth transistor coupled to the first voltage input end and comprising:

a sixth source coupled to the first voltage end;

a sixth gate; and

a sixth drain coupled to the second compensation capacitor, wherein the sixth drain is a second differential voltage signal output end and configured to output a second signal that is different from the first signal;

a seventh transistor comprising:

a seventh source coupled to the second input end;

a seventh gate coupled to the second drain, the fourth drain, and the second compensation capacitor; and

a seventh drain coupled to the first compensation capacitor; and

an eighth transistor comprising:

an eighth source coupled to the second input end;

an eighth gate directly coupled to the first drain, the third drain, and the first compensation capacitor; and

an eighth drain coupled to the second compensation capacitor.

13. An electronic device comprising:

a radio frequency circuit comprising an operational amplifier, wherein the operational amplifier comprises:

a first amplifying unit;

a second amplifying unit coupled to the first amplifying unit;

a current source coupled to the first amplifying unit and comprising:

a first current source end; and

a second current source end;

a first compensation capacitor coupled to the second amplifying unit;

a second compensation capacitor coupled to the second amplifying unit;

a first input end coupled to the first current source end;

a second input end;

a first voltage input end coupled to the first amplifying unit and the second amplifying unit, wherein the first voltage input end is a first differential voltage signal input end; and

a second voltage input end coupled to the first amplifying unit and the second amplifying unit, wherein the second voltage input end is a second differential voltage signal input end,

wherein the first amplifying unit comprises:

a first transistor coupled to the first voltage input end and comprising:

a first source coupled to the second current source end;

a first gate; and

a first drain;

a second transistor coupled to the second voltage input end and comprising:

a second source coupled to the second current source end;

a second gate; and

a second drain;

a third transistor comprising:

a third source coupled to the second input end;

a third gate; and

a third drain; and

a fourth transistor comprising:

a fourth source coupled to the second input end;

a fourth gate coupled to the third gate; and

a fourth drain,

wherein the second amplifying unit comprises:

a fifth transistor coupled to the second voltage input end and comprising:

a fifth source coupled to the first voltage end;

a fifth gate; and

a fifth drain coupled to the first compensation capacitor, wherein the fifth drain is a first differential voltage signal output end and configured to output a first signal;

a sixth transistor coupled to the first voltage input end and comprising:

a sixth source coupled to the first voltage end;

a sixth gate; and

a sixth drain coupled to the second compensation capacitor, wherein the sixth drain is a second differential voltage signal output end and configured to output a second signal that is different from the first signal;

a seventh transistor comprising:

a seventh source coupled to the second input end;

a seventh gate coupled to the second drain, the fourth drain, and the second compensation capacitor; and

a seventh drain coupled to the first compensation capacitor; and

an eighth transistor comprising:

an eighth source coupled to the second input end;

an eighth gate directly coupled to the first drain, the third drain, and the first compensation capacitor; and

an eighth drain coupled to the second compensation capacitor.

14. The radio frequency circuit of claim 12 , wherein a first capacitance value of the first compensation capacitor is equal to a second capacitance value of the second compensation capacitor.

15. The radio frequency circuit of claim 12 , wherein the first amplifying unit further comprises:

a first resistor comprising:

a first end coupled to the first drain and the third drain; and

a second end coupled to the third gate and the fourth gate; and

a second resistor comprising:

a first end coupled to the second end of the first resistor; and

a second end coupled to the second drain and the fourth drain.

16. The radio frequency circuit of claim 12 , wherein the second amplifying unit further comprises:

a first capacitor including a first parasitic capacitance, wherein the first capacitor comprises:

a first end coupled the seventh gate; and

a second end coupled to the second input end; and

a second capacitor including a second parasitic capacitance, wherein the second capacitor comprises:

a first end coupled to the eighth gate; and

a second end coupled to the second input end.

17. The radio frequency circuit of claim 12 , wherein the operational amplifier further comprises:

a third compensation capacitor comprising:

a first end coupled to the first drain; and

a second end coupled to the second gate; and

a fourth compensation capacitor comprising:

a first end coupled to the second drain; and

a second end coupled to the first gate.

18. The radio frequency circuit of claim 17 , wherein a third capacitance value of the third compensation capacitor is equal to a fourth capacitance value of the fourth compensation capacitor.

19. The radio frequency circuit of claim 12 , wherein the first amplifying unit further comprises:

a third parasitic capacitor comprising:

a first end coupled to the first gate; and

a second end coupled to a ground; and

a fourth parasitic capacitor comprising:

a first end coupled to the second gate; and

a second end coupled to the ground.

20. The radio frequency circuit of claim 12 , wherein the operational amplifier further comprises a second voltage end, wherein the second amplifying unit further comprises:

a first input capacitor comprising:

a first end coupled to the second gate; and

a second end coupled to the fifth gate;

a second input capacitor comprising:

a first end coupled to the first gate; and

a second end coupled to the sixth gate;

a third resistor comprising:

a first end coupled to the second end of the first input capacitor; and

a second end coupled to the second voltage end; and

a fourth resistor comprising:

a first end coupled to the second end of the second input capacitor; and

a second end coupled to the second voltage end.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 4, 2021
From: YAN, TAOTAO; WANG, KEROU; WU, WEI
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 055141/0917 →
Continuity (2)
Continuation PCTCN2018093824 · Jun 29, 2018
Related Publication 20210119586A1 · Apr 22, 2021
Cited By (1)
US 12,608,031