IP Library › Granted Patent US 11,908,882
Granted Patent B2
US 11,908,882 · App. 17/182,591 · Granted Feb 20, 2024

Display device

Inventor: Hyong Do Choi (Yongin-si, KR)
Assignee: SAMSUNG DISPLAY CO., LTD.
H01L27/156G09G3/32H01L33/38H01L33/62H05K1/189G09G2310/0267H05K2201/10128
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,908,882
App. No.
17/182,591
Granted
Feb 20, 2024
Kind
B2
Abstract

A display device of the invention includes pixels each connected to at least one of scan lines and at least one of emission lines, a scan driver providing scan signals to the scan lines, and an emission driver including stages connected to the emission lines, each of the stages providing an emission signal to a corresponding emission line. A first stage among the stages includes a first transistor including a first electrode connected to a first power source line, a second electrode connected to a first emission line, and a gate electrode connected to a first scan line, and a second transistor including a first electrode connected to a first node and a second electrode connected to the first emission line.

Claims (40)

1. A display device comprising:

pixels each connected to at least one of scan lines and at least one of emission lines;

a scan driver providing scan signals to the scan lines; and

an emission driver including stages connected to the emission lines, each of the stages providing an emission signal to a corresponding emission line of the emission lines, a first stage among the stages including:

a first transistor including:

a first electrode connected to a first power source line;

a second electrode connected to a first emission line of the emission lines; and

a gate electrode connected to a first scan line of the scan lines; and

a second transistor including:

a first electrode connected to a first node; and

a second electrode connected to the first emission line.

2. The display device of claim 1 , wherein a gate electrode of the second transistor is connected to the first electrode of the second transistor.

3. The display device of claim 2 , further comprising:

a common resistor including a first electrode connected to the first node and a second electrode connected to a second power source line.

4. The display device of claim 3 , further comprising:

a display substrate on which the pixels and the emission driver are disposed; and

a circuit board on which the common resistor is disposed.

5. The display device of claim 4 , further comprising:

a flexible circuit board electrically connecting the display substrate and the circuit board.

6. The display device of claim 3 , wherein a second stage among the stages includes:

a third transistor including a first electrode connected to the first power source line, a second electrode connected to a second emission line of the emission lines, and a gate electrode connected to a second scan line of the scan lines; and

a fourth transistor including a first electrode connected to the first node and a second electrode connected to the second emission line, and

wherein a gate electrode of the fourth transistor is connected to the first electrode of the fourth transistor.

7. The display device of claim 6 , wherein the first stage further includes a fifth transistor including a first electrode connected to the first power source line and a second electrode connected to the first emission line.

8. The display device of claim 7 , wherein the second stage further includes a sixth transistor including a first electrode connected to the first power source line, a second electrode connected to the second emission line, and a gate electrode connected to the first scan line.

9. The display device of claim 8 , wherein the scan driver sequentially applies the scan signals of a turn-on level to the first scan line and the second scan line in each of a first frame period and a second frame period after the first frame period.

10. The display device of claim 9 , wherein the emission driver maintains emission signals of a turn-off level in the first emission line and the second emission line during the first frame period and sequentially supplies the emission signals of the turn-off level to the first emission line and the second emission line during the second frame period.

11. The display device of claim 10 , wherein the second power source line is maintained at a voltage of a turn-off level during the first frame period and maintained at a voltage of a turn-on level during the second frame period.

12. The display device of claim 11 , wherein the first frame period is a frame period immediately after the display device is powered on.

13. The display device of claim 8 , wherein the scan driver sequentially supplies a first scan signal and a second scan signal of a turn-on level to the first scan line and the second scan line during one frame period, and

wherein a period of the turn-on level of the first scan signal and a period of the turn-on level of the second scan signal do not overlap each other during the one frame period.

14. The display device of claim 13 , wherein the second stage applies the emission signal of a first turn-off level to the second emission line in synchronization with the first scan signal of the turn-on level and applies the emission signal of a second turn-off level to the second emission line in synchronization with the second scan signal of the turn-on level during the one frame period.

15. The display device of claim 6 , wherein the first to fourth transistors are P-type transistors, and

wherein the pixels include the P-type transistors.

16. The display device of claim 15 , wherein a voltage of the first power source line is greater than a voltage of the second power source line during a display period of the pixels.

17. The display device of claim 6 , wherein the first to fourth transistors are N-type transistors, and

wherein the pixels include the N-type transistors.

18. The display device of claim 17 , wherein a voltage of the first power source line is less than a voltage of the second power source line during a display period of the pixels.

19. The display device of claim 8 , wherein the first scan line, the second scan line, and the second emission line are connected to a same pixel of the pixels.

20. The display device of claim 6 , wherein a pixel of the pixels connected to the second scan line and the second emission line is not connected to the first scan line.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2021
From: CHOI, HYONG DO
To: SAMSUNG DISPLAY CO., LTD.
Reel/Frame 055372/0402 →
Priority Claims (1)
KR 10-2020-0084732 · Jul 9, 2020 · national
Continuity (1)
Related Publication 20220013575A1 · Jan 13, 2022