IP Library Granted Patent US 11,915,657
Granted Patent B2
US 11,915,657 · App. 18/047,361 · Granted Feb 27, 2024

Display panel and display device

Inventors: Yue Li (Wuhan, CN); Peng Zhang (Wuhan, CN); Mengmeng Zhang (Wuhan, CN); Gaojun Huang (Shanghai, CN)
Assignees: WUHAN TIANMA MICROELECTRONICS CO., LTD.; Wuhan Tianma Microelectronics Co., Ltd. Shanghai Branch
G09G3/3266G11C19/28G09G3/035G09G3/3225G09G3/3233G09G2300/0819G09G2300/0842G09G2300/0861G09G2310/0286G09G2320/0233G09G2320/0238G09G2320/0247G09G2320/041G09G2380/02G11C5/06G11C7/04
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,915,657
App. No.
18/047,361
Granted
Feb 27, 2024
Kind
B2
Abstract

A display panel and a display device are provided. In an embodiment, the display panel has a display region and a non-display region and includes shift registers cascaded and arranged along a first direction. In an embodiment, the shift registers are located in the non-display region. In an embodiment, one of the shift registers includes a switch module and an output module. In an embodiment, the output module is coupled to an output terminal of the shift register and includes two output transistors, and the output transistors are located at a side of the switch module away from the display region. In this way, the probability of occurrence of abnormal phenomena, such as splash screen display, is reduced.

Claims (65)

1. A display panel comprising:

a display region;

a non-display region;

shift registers cascaded and arranged along a first direction and located in the non-display region,

wherein a shift register of the shift registers comprises a switch module and an output module, the output module is coupled to an output terminal of the shift register and comprises only and exactly two output transistors, and the two output transistors comprise a first output transistor and a second output transistor that are located at a side of the switch module away from the display region,

wherein the display panel further comprises driving signal lines arranged in the non-display region, each driving signal line of the driving signal lines extends along the first direction, and the shift registers are coupled to the driving signal lines,

wherein a control electrode of the first output transistor is coupled to a first node, a first electrode of the first output transistor is coupled to one of the driving signal lines, and a second electrode of the first output transistor is coupled to the output terminal of the shift register; and a control electrode of the second output transistor is coupled to a second node that is not directly connected to the first node, a first electrode of the second output transistor is coupled to another one of the driving signal lines, and a second electrode of the second output transistor is coupled to the output terminal of the shift register.

2. The display panel according to claim 1 ,

wherein at least one of the driving signal lines is located between the shift registers and the display region.

3. The display panel according to claim 2 , wherein the driving signal lines comprise a first power supply voltage signal line and a second power supply voltage signal line, wherein at least one of the first power supply voltage signal line or the second power supply voltage signal line is located between the shift registers and the display region.

4. The display panel according to claim 3 , wherein the driving signal lines comprise a first clock signal line and a second clock signal line, wherein the first clock signal line and the second clock signal line are configured to transmit opposite voltage signals in at least one moment, and the first clock signal line and the second clock signal line are located between the shift registers and the display region.

5. The display panel according to claim 4 , wherein the first clock signal line and the second clock signal line are located between the first power supply voltage signal line and the second power supply voltage signal line in a second direction intersecting with the first direction.

6. The display panel according to claim 2 , wherein at least one of the driving signal lines is located at a side of the shift registers away from the display region.

7. The display panel according to claim 6 , wherein the driving signal lines comprise a first clock signal line and a second clock signal line, wherein the first clock signal line and the second clock signal line are configured to transmit opposite voltage signals at a same moment, and at least one of the first clock signal line or the second clock signal line is located at a side of the shift registers away from the display region.

8. The display panel according to claim 6 , wherein the driving signal lines further comprise a start signal line, wherein an input terminal of a first shift register of the shift registers that is effective is coupled to the start signal line, and the start signal line is located at a side of the shift register away from the display region.

9. The display panel according to claim 2 , further comprising:

scanning signal lines arranged in the display region and coupled to the output terminals of the shift registers; and

a connection line arranged in the non-display region and comprising: an end coupled to the output terminal of one of the shift registers and another end coupled to one of the scanning signal lines,

wherein the connection line is insulated from and intersects with the at least one driving signal line located between the shift registers and the display region.

10. The display panel according to claim 9 , further comprising:

a substrate, and

a first metal layer, a second metal layer, and a third metal layer that are located at a side of the substrate and sequentially arranged in a direction away from the substrate,

wherein the driving signal lines are located in the third metal layer, and the connection line is located in the first metal layer.

11. The display panel according to claim 1 ,

wherein the shift registers comprise a scanning shift register and a light-emitting shift register,

wherein, in at least one of the scanning shift register or the light-emitting shift register, the output transistor is located at a side of the switch module away from the display region;

wherein, in a second direction intersecting with the first direction, the scanning shift register and the light-emitting shift register are located at two sides of the display region, respectively.

12. The display panel according to claim 1 ,

wherein the shift registers comprise a scanning shift register and a light-emitting shift register,

wherein, in a second direction intersecting with the first direction, the light-emitting shift register and the scanning shift register are located at a same side of the display region, and the light-emitting shift register is located at a side of the scanning shift register close to the display region; and

wherein, in the scanning shift register, the output transistor is located at a side of the switch module away from the display region.

13. The display panel according to claim 1 , further comprising:

a substrate; and

an array layer and a display layer that are located at a side of the substrate,

wherein the shift registers are located in the array layer, and the display layer is located at a side of the array layer away from the substrate;

wherein the display layer comprises a first electrode layer comprising first electrodes that are patterned;

wherein the array layer comprises a semiconductor layer and a target metal layer, and in a direction perpendicular to a plane of the substrate, the target metal layer is a metal layer closest to the first electrode layer;

wherein the display panel further comprises at least one groove formed in the non-display region, and in the direction perpendicular to the plane of the substrate, the at least one groove penetrates through at least one insulating layer located between the semiconductor layer and the target metal layer; and

wherein the at least one groove is located at a side of the switch module away from the display region.

14. The display panel according to claim 13 , wherein the at least one groove comprises a first groove, and the first groove penetrates through all insulating layers located between the semiconductor layer and the target metal layer.

15. The display panel according to claim 13 ,

wherein the array layer comprises a first insulating layer, and the first insulating layer is located at a side of the semiconductor layer away from the substrate and is in contact with the semiconductor layer; and

wherein the at least one groove comprises a second groove, and the second groove at least penetrates through the first insulating layer.

16. The display panel according to claim 13 , wherein the at least one groove comprises a third groove and a fourth groove, and in the direction perpendicular to the plane of the substrate, the third groove and the fourth groove have different depths.

17. The display panel according to claim 13 ,

wherein the switch module comprises a switch transistor, and each of the switch transistor and the output transistor comprises a channel, and

wherein for one of the shift registers, a distance between the groove and the channel of the output transistor is smaller than a distance between the groove and the channel of the switch transistor.

18. The display panel according to claim 13 , wherein the at least one groove comprises a plurality of grooves located in the non-display region, and in the first direction, at least one of the plurality of grooves is located between two adjacent shift registers of the shift registers.

19. The display panel according to claim 13 , wherein the output transistor comprises a channel, wherein at least part of the at least one of groove overlaps with at least one of the channel of the output transistor in the first direction or the channel of the output transistor in a second direction intersecting with the first direction.

20. The display panel according to claim 13 , wherein the at least one groove comprises a plurality of grooves located in the non-display region; and, in a second direction intersecting with the first direction, at least one of the plurality of grooves is located at a side of the output module away from the switch module.

21. The display panel according to claim 20 , wherein at the side of the output module away from the switch module in the second direction, at least two grooves of the plurality of grooves are arranged along the first direction.

22. The display panel according to claim 13 , wherein at least part of the at least one groove has a length in the first direction greater than a length in a second direction intersecting with the first direction.

23. The display panel according to claim 13 ,

wherein the shift registers comprise a scanning shift register and a light-emitting shift register,

wherein, in at least one of the scanning shift register or the light-emitting shift register, the output transistor is located at a side of the switch module away from the display region;

wherein, in a second direction intersecting with the first direction, the scanning shift register and the light-emitting shift register are located at a same side of the display region; and

wherein at least part of the at least one groove is located between the light-emitting shift register and the scanning shift register.

24. A display device, comprising a display panel,

wherein the display panel comprises:

a display region;

a non-display region;

shift registers cascaded and arranged along a first direction and located in the non-display region,

wherein a shift register of the shift registers comprises a switch module and an output module, the output module is coupled to an output terminal of the shift register and comprises only and exactly two output transistors, and the two output transistors comprise a first output transistor and a second output transistor that are located at a side of the switch module away from the display region,

wherein the display panel further comprises driving signal lines arranged in the non-display region, each driving signal line of the driving signal lines extends along the first direction, and the shift registers are coupled to the driving signal lines,

wherein a control electrode of the first output transistor is coupled to a first node, a first electrode of the first output transistor is coupled to one of the driving signal lines, and a second electrode of the first output transistor is coupled to the output terminal of the shift register; and a control electrode of the second output transistor is coupled to a second node that is not directly connected to the first node, a first electrode of the second output transistor is coupled to another one of the driving signal lines, and a second electrode of the second output transistor is coupled to the output terminal of the shift register.

Assignments (2)
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 061453 FRAME 0725. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS INTEREST. Recorded Oct 20, 2022
From: LI, YUE; ZHANG, PENG; ZHANG, MENGMENG; HUANG, GAOJUN
To: WUHAN TIANMA MICROELECTRONICS CO., LTD.; WUHAN TIANMA MICROELECTRONICS CO., LTD. SHANGHAI BRANCH
Reel/Frame 062250/0773 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 18, 2022
From: LI, YUE; ZHANG, PENG; ZHANG, MENGMENG; HUANG, GAOJUN
To: WUHAN TIANMA MICROELECTRONICS CO., LTD.; MICROELECTRONICS CO., LTD. SHANGHAI BRANCH, WUHAN TIANMA
Reel/Frame 061453/0725 →
Priority Claims (1)
CN 202210712138.9 · Jun 22, 2022 · national
Continuity (1)
Related Publication 20230065254A1 · Mar 2, 2023
Cited By (1)
US 12,424,172