IP Library › Granted Patent US 11,924,856
Granted Patent B2
US 11,924,856 · App. 18/159,575 · Granted Mar 5, 2024

System information scheduling in machine type communication

Inventors: Prateek Basu Mallick (Hessen, DE); Hidetoshi Suzuki (Kanagawa, JP); Joachim Loehr (Hessen, DE)
Assignee: Panasonic Intellectual Property Corporation of America
H04W72/30H04W4/70H04W48/12H04W72/0446H04W72/12
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,924,856
App. No.
18/159,575
Granted
Mar 5, 2024
Kind
B2
Abstract

The present disclosure relates to an apparatus for receiving system information in a wireless communication system including a receiver that receives system information configuration information and receives system information in predetermined subframes of a radio interface, and a controller that determines the predetermined subframes according to the received system information configuration information and controls the receiver to receive the system information in the predetermined subframes, wherein the system information configuration information includes a subframe scheduling field with a plurality of bits, each bit being associated with a subframe and representing whether or not system information is to be received in that subframe. The present disclosure further relates to a corresponding apparatus for transmitting system information and to the respective receiving and transmitting methods.

Claims (33)

1. An integrated circuit for controlling a transmitting apparatus, the integrated circuit comprising:

control circuitry which, in operation, generates system information configuration information; and

transmitting circuitry, which is coupled to the control circuitry and which, in operation,

transmits the system information configuration information to a receiving apparatus, the system information configuration information defining first subframes, and

transmits system information to the receiving apparatus in the first subframes;

wherein,

the system information configuration information indicates whether multimedia broadcast scheduling information is used to indicate second subframes for use in multimedia broadcast communication;

when the multimedia broadcast scheduling information is used to indicate the second subframes for use in multimedia broadcast communication, the first subframes are defined exclusive of the second subframes; and

when the multimedia broadcast scheduling information is not used, the first subframes are defined according to a subframe scheduling field of the system information configuration information, wherein each one of bits in the subframe scheduling field indicates whether a corresponding subframe is one of the first subframes.

2. The integrated circuit according to claim 1 , wherein

a number of the bits in the subframe scheduling field is less than or equal to a number of the subframes in a radio frame;

none of the bits is associated with a subframe used for transmission of the system information configuration information, a subframe used for a physical broadcast channel, or a subframe configured for the multimedia broadcast communication; and

the system information is transmitted only in subframes indicated by the bits in the subframe scheduling field as the first subframes.

3. The integrated circuit according to claim 1 , wherein

the system information configuration information is transmitted either within a master information message of a radio resource control protocol carried on a physical broadcast channel or within a system information message of the radio resource control protocol scheduled in the master information message, and

the system information configuration information further comprises an indication of frequency resources for the system information including at least one of: (i) at least one of a location and a number of physical resource blocks reserved for the system information, and (ii) whether frequency hopping is applied.

4. The integrated circuit according to claim 1 , wherein

the receiving apparatus is a machine type communication (MTC) terminal;

the system information is MTC system information; and

none of the bits in the subframe scheduling field is associated with a subframe carrying system information for another type of communication.

5. The integrated circuit according to claim 1 , wherein

the system information configuration information includes:

a first subframe scheduling field and a second subframe scheduling field, each including subfields for respective subframes; and

scheduling information indicating to which frames the second subframe scheduling field applies, and

the second subframe scheduling field is applied to the frames indicated by the scheduling information whereas the first subframe scheduling field is applied to any other frames.

6. The integrated circuit according to claim 5 , wherein

the second subframe scheduling field has no bits associated with any predefined subframes, and

the system information configuration information includes a first bitmap application bit indicating whether the bits in the first subframe scheduling field are applicable to the frames indicated in the scheduling information.

7. The integrated circuit according to claim 1 , wherein

the transmitting circuitry, in operation, transmits a master information message on a physical broadcast channel, the master information message including scheduling information concerning first system information which includes the system information configuration information, and

none of the bits in the subframe scheduling field is associated with a subframe carrying the first system information.

8. The integrated circuit according to claim 7 , wherein the scheduling information consists of a predefined number of predefined combinations of at least two of: first system information size, subframes in which the first system information can be scheduled, application of frequency hopping, frequency hopping pattern, and frequency allocation.

9. The integrated circuit according to claim 1 , wherein the bits in the subframe scheduling field are 10 or 40 bits long.

Priority Claims (1)
EP 15163262 · Apr 10, 2015 · regional
Continuity (5)
Continuation 17315054 · May 7, 2021
Continuation 16676901 · Nov 7, 2019
Continuation 15647141 · Jul 11, 2017
Continuation PCTJP2016001337 · Mar 10, 2016
Related Publication 20230164812A1 · May 25, 2023