IP Library › Granted Patent US 11,934,248
Granted Patent B2
US 11,934,248 · App. 17/486,175 · Granted Mar 19, 2024

Performance and power tuning user interface

Inventors: Alexander S. Duenas (Markham, CA); Omer Irshad (Markham, CA); Sishanthy Balachandran (Markham, CA); Arpit Nitinbhai Patel (Markham, CA); Andrew Savio D'Souza (Markham, CA); Oleksandr Khodorkovsky (Markham, CA)
Assignee: ATI Techologies ULC
G06F1/3231G06F1/28G06F9/451G06F3/0484
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,934,248
App. No.
17/486,175
Granted
Mar 19, 2024
Kind
B2
Abstract

Power management in a computing device. A driver is registered with an operating system (OS) executing on the computing device to receive information about a position of a user interface control. If the user interface control is moved, the driver receives a notification of the user interface control position and determines a power management intervention based on the position The driver transmits the power management intervention to power control circuitry which sets a power setting of the computing device based on the intervention.

Claims (31)

1. A method for power management in a computing device, the method comprising:

transmitting, by an operating system (OS) executing on the computing device to a driver, a first notification;

receiving, by the driver, the first notification;

determining, by the driver, based on the first notification, a power management intervention;

transmitting, by the driver to power control circuitry, a second notification of the determined power management intervention; and

setting, by the power control circuitry, a power setting of the computing device based on the determined power management intervention.

2. The method of claim 1 , wherein the driver comprises a graphics driver.

3. The method of claim 1 , wherein the driver receives the first notification on a periodic basis.

4. The method of claim 1 , wherein the computing device comprises a central processing unit (CPU).

5. The method of claim 1 , wherein the power control circuitry comprises a system management unit (SMU).

6. The method of claim 1 , wherein the power control circuitry is implemented on a central processing unit (CPU).

7. The method of claim 1 , wherein the power management intervention comprises setting a maximum voltage or maximum power of the computing device.

8. The method of claim 1 , wherein the power management intervention comprises setting a maximum voltage or maximum power for a specific power domain of the computing device.

9. The method of claim 1 , wherein the power management intervention comprises setting a maximum clock frequency or maximum power of the computing device.

10. The method of claim 1 , wherein the power management intervention comprises setting a maximum clock frequency for a specific clock domain of the computing device.

11. A computing device configured for power management, comprising:

circuitry configured to

transmit, by an operating system (OS) executing on the computing device to a driver, a first notification;

receive, by the driver from the OS, the first notification;

determine, by the driver, based on the first notification, a power management intervention;

transmit, by the driver to power control circuitry, a second notification of the determined power management intervention; and

set, by the power control circuitry, a power setting of the computing device based on the determined power management intervention.

12. The computing device of claim 11 , wherein the driver comprises a graphics driver.

13. The computing device of claim 11 , wherein the driver receives the first notification of on a periodic basis.

14. The computing device of claim 11 , wherein the computing device comprises a central processing unit (CPU).

15. The computing device of claim 11 , wherein the power control circuitry comprises a system management unit (SMU).

16. The computing device of claim 11 , wherein the power control circuitry is implemented on a central processing unit (CPU).

17. The computing device of claim 11 , wherein the power management intervention comprises setting a maximum voltage or maximum power of the computing device.

18. The computing device of claim 11 , wherein the power management intervention comprises setting a maximum voltage or maximum power for a specific power domain of the computing device.

19. The computing device of claim 11 , wherein the power management intervention comprises setting a maximum clock frequency or maximum power of the computing device.

20. The computing device of claim 11 , wherein the power management intervention comprises setting a maximum clock frequency for a specific clock domain of the computing device.

Continuity (2)
Continuation 16213828 · Dec 7, 2018
Related Publication 20220011846A1 · Jan 13, 2022