IP Library › Granted Patent US 11,942,538
Granted Patent B2
US 11,942,538 · App. 17/427,129 · Granted Mar 26, 2024

Silicon carbide semiconductor device

Inventors: Takeyoshi Masuda (Osaka, JP); Yu Saitoh (Osaka, JP)
Assignee: Sumitomo Electric Industries, Ltd.
H01L29/7813H01L29/1608
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,942,538
App. No.
17/427,129
Granted
Mar 26, 2024
Kind
B2
Abstract

In the direction from the first main surface toward the second main surface through each of the second impurity region and the fourth impurity region, a concentration profile of an n-type impurity has a second relative maximum value and a fourth relative maximum value located closer to the first main surface than a position where the second relative maximum value is exhibited. The fourth relative maximum value is larger than the third relative maximum value, the third relative maximum value is larger than the second relative maximum value, and the second relative maximum value is larger than the first relative maximum value.

Claims (36)

1. A silicon carbide semiconductor device comprising:

a silicon carbide substrate including a first main surface and a second main surface opposite to the first main surface, wherein

the silicon carbide substrate includes

a first impurity region containing a p-type impurity,

a second impurity region provided on the first impurity region, the second impurity region containing an n-type impurity,

a third impurity region provided on the second impurity region, the third impurity region containing a p-type impurity,

a fourth impurity region provided on the third impurity region at a distance from the second impurity region, the fourth impurity region containing an n-type impurity, and

a fifth impurity region in contact with each of the first impurity region and the second impurity region, the fifth impurity region containing an n-type impurity,

in the first main surface, a gate trench is provided, the gate trench including a side surface in contact with each of the second impurity region, the third impurity region, and the fourth impurity region and a bottom surface continuous to the side surface and being in contact with the second impurity region,

in a direction from the first main surface toward the second main surface through each of the first impurity region and the third impurity region, a concentration profile of the p-type impurity has a first relative maximum value and a third relative maximum value located closer to the first main surface than a position where the first relative maximum value is exhibited,

in the direction from the first main surface toward the second main surface through each of the second impurity region and the fourth impurity region, a concentration profile of the n-type impurity has a second relative maximum value and a fourth relative maximum value located closer to the first main surface than a position where the second relative maximum value is exhibited, and

the fourth relative maximum value is larger than the third relative maximum value, the third relative maximum value is larger than the second relative maximum value, and the second relative maximum value is larger than the first relative maximum value.

2. The silicon carbide semiconductor device according to claim 1 , wherein

a total of a thickness of the first impurity region, a thickness of the second impurity region, a thickness of the third impurity region, and a thickness of the fourth impurity region is not larger than 1.5 μm.

3. The silicon carbide semiconductor device according to claim 1 , wherein

the first impurity region has a thickness not larger than 0.5 μm.

4. The silicon carbide semiconductor device according to claim 1 , wherein

the second impurity region has a thickness not larger than 0.5 μm.

5. The silicon carbide semiconductor device according to claim 1 , wherein

the first relative maximum value is larger than 5×10 16 cm −3 .

6. The silicon carbide semiconductor device according to claim 1 , wherein

the second relative maximum value is larger than 1×10 17 cm −3 .

7. The silicon carbide semiconductor device according to claim 1 , wherein

the third relative maximum value is larger than 1×10 18 cm −3 .

8. The silicon carbide semiconductor device according to claim 1 , wherein

the fourth relative maximum value is larger than 1×10 19 cm −3 .

9. The silicon carbide semiconductor device according to claim 1 , wherein

when viewed in a direction perpendicular to the second main surface, at least a part of the first impurity region is arranged as being superimposed on the bottom surface.

10. The silicon carbide semiconductor device according to claim 9 , wherein

when viewed in the direction perpendicular to the second main surface, the bottom surface extends along a first direction in parallel to the second main surface and the first impurity region extends along a second direction in parallel to the second main surface and perpendicular to the first direction.

11. The silicon carbide semiconductor device according to claim 9 , wherein

when viewed in the direction perpendicular to the second main surface, the first impurity region extends along a first direction in parallel to the second main surface and the bottom surface extends along the first direction.

12. The silicon carbide semiconductor device according to claim 1 , wherein

when viewed in a direction perpendicular to the second main surface, the first impurity region is arranged as not being superimposed on the bottom surface.

13. The silicon carbide semiconductor device according to claim 12 , wherein

when viewed in the direction perpendicular to the second main surface, the first impurity region extends along a first direction in parallel to the second main surface and the bottom surface extends along the first direction.

Assignments (2)
NUNC PRO TUNC ASSIGNMENT Recorded Jul 23, 2026
From: SUMITOMO ELECTRIC INDUSTRIES, LTD.
To: MITSUMI ELECTRIC CO., LTD.
Reel/Frame 075367/0161 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 30, 2021
From: MASUDA, TAKEYOSHI; SAITOH, YU
To: SUMITOMO ELECTRIC INDUSTRIES, LTD.
Reel/Frame 057029/0244 →
Priority Claims (1)
JP 2019-017745 · Feb 4, 2019 · national
Continuity (1)
Related Publication 20220149197A1 · May 12, 2022